![](http://datasheet.mmic.net.cn/330000/PM7325_datasheet_16444376/PM7325_423.png)
S/UNI-ATLAS-3200 Telecom Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990553, Issue 4
423
Notes on Microprocessor Interface Read Timing:
1. Output propagation delay time is the time in nanoseconds from the 1.4 Volt point o\ the reference signal
to the 1.4 Volt point of the output.
2. Maximum output propagation delays are measured with a 100 pF load on the Microprocessor Interface
data bus, (D[31:0]).
3. A valid read cycle is defined as a logical OR of the CSB and the RDB signals.
4. In non-multiplexed address/data bus architectures, ALE should be held high so parameters tSALR,
tHALR, tVL, and tSLR are not applicable.
5. Parameter tHAR is not applicable if address latching is used.
6. When a set-up time is specified between an input and a clock, the set-up time is the time in
nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.
7. When a hold time is specified between an input and a clock, the hold time is the time in nanoseconds
from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.
17.5
Microprocessor Interface Write Timing
Table 57 Microprocessor Interface Write Access AC Timing
Symbol
Parameter
Min
Max
Units
tSAW
Address to Valid
Write Set-up Time
5
ns
tSDW
Data to Valid Write
Set-up Time
10
ns
tSALW
Address to Latch
Set-up Time
5
ns
tHALW
Address to Latch
Hold Time
5
ns
tVL
Valid Latch Pulse
Width
10
ns
tSLW
Latch to Write Set-
up
0
ns
tHLW
Latch to Write Hold
2.5
ns
tHDW
Data to Valid Write
Hold Time
3.0
ns
tHAW
Address to Valid
Write Hold Time
2.5
ns