![](http://datasheet.mmic.net.cn/330000/PM7325_datasheet_16444376/PM7325_138.png)
S/UNI-ATLAS-3200 Telecom Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990553, Issue 4
138
TYP[4:0]
Cell Type
01111
Unprovisioned Connection
10000
Inactive Connection, or mis-configuration of
the VPC Pointer.
10001
Search Error
10010
Cell Transfer Error (bad POS-3 or UL3 parity,
or invalid PHYID)
10011
OAM cell with errored CRC-10
10100
RM cell with errored CRC-10
10101
Generated AIS
10110
Generated CC
10111
Generated Forward Monitoring PM
11000..11111
Reserved
10.17.2 Input Backward OAM Cell Interface
The Input Backwards Cell Interface is an extended cell length, 16-bit, 52 MHz UTOPIA Level 1
“SCI-PHY” interface. Normally this interface acts as an Rx Master interface, though it can be
configured as a Tx Slave interface for the purposes of attaching a tester or ASIC to it. Generated
RDI and Backwards Reporting cells, along with Loopback cells, use this interface to enter the
S/UNI-ATLAS-3200 from the opposite-direction S/UNI-ATLAS-3200. Cells received on this
interface must carry the PHYID as shown in Table 38, be 64 bytes in length, and either be able to
be searched correctly (if Search_From_IBCIF = 1) or carry the VC Record Address as shown in
Table 38. Note that if a device other than S/UNI-ATLAS-3200 is placed between two S/UNI-
ATLAS-3200s, the Source bit is provided for the purpose of differentiating cells that must be
reinserted in the opposite direction (Source = 1) and cells which are routed to the BCIF for further
processing (Source = 0). However, any cells produced by such a device must contain the
embedded PHYID for proper operation.
The Input Backward OAM Cell Interface (Input BCIF) stores all received cells in a 16-cell FIFO
until such time as they are transmitted by the Cell Processor. The S/UNI-ATLAS-3200 will insert
cells from the Input Backward OAM Cell Interfaces at the insertion rate programmed into the
Backward Cell Interface Pacing register bits. The BCIF insertion rate is the minimum rate at
which cells will be inserted from the Input BCIF; cells will be inserted at a higher rate when there
is excess capacity in the Cell Processor and Output Cell Interface, and there are no cells from the
Input Cell Interface waiting to be processed.