![](http://datasheet.mmic.net.cn/330000/PM73122_datasheet_16444367/PM73122_437.png)
RELEASED
PM73122 AAL1GATOR-32
DATASHEET
PMC-1981419
ISSUE 7
32 LINK CES/DBCES AAL1 SAR PROCESSOR
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
412
Figure 109 gives an example of the functional timing of the UI_SNK_INTF when
configured as a Any-PHY compliant transmit slave. When the SNK_INTF has
room for a cell and determines its address is on the bus, it will respond by driving
TPHY_CLAV high
two
cycles later. If CS_MODE_EN is set in the UI_SNK_CFG
register, then CSB should be driven low one cycle after the TPHY_ADDR. As a
result, the master will activate TPHY_ENB to initiate a transfer. When
TPHY_TSX is high the SNK_INTF will compare the prepended address with
value stored in UI_SNK_ADDR_CFG register and if they match it will accept the
data. TPHY_TSX should be driven high during the prepended byte address and
TPHY_SOC should be driven high during the first header byte of the ATM cell.
Only cell level handshaking and no data transfer pausing is supported in Any-
PHY mode, thus once transfer is initiated TPHY_ENB should remain asserted
until the last data is transferred. Note that TPHY_CLAV is masked after the poll
(when the address is applied) which is coincident with the assertion of TSX. Also
note that, in Any-PHY mode both TPHY_ENB and TPHY_SOP are optional and
both could be tied low indefinitely.
Figure 109 SNK_INTF Start-of-Transfer (Any-PHY PHY Mode)
AAL1 Addr
Addr
D1
D2
D3
D4
Addr
D1
D2
D3
D4
TPHY_CLK(i)
TPHY_ADDR(i)
TPHY_ADDR3_TCSB(i)
TPHY_CLAV(o)
TPHY_DATA (i) (16-bit)
TPHY_DATA(i) (8-bit)
TPHY_ADDR4_TSX(i)
TPHY_ENB(i) *
TPHY_SOC(i) *
* TPHY_ENB and TPHY_SOC could be tied low for Any-PHY mode
Figure 110 shows the end of transfer for Any-PHY mode. In an identical
fashion as Utopia 2 multi-address mode, Any-PHY mode also reserves one
space in the MCFF FIFO for each of the four slave addresses and relies on
cells being read out by the UMUX before the associated CLAV signal for that
address can be asserted. As with Utopia 2 multi-address mode, it takes a
minimum of 32 cycles after a cell transfer to a particular address has ended for
the associated CLAV to be asserted.