
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
466
16 Test Features Description
The test mode registers are used for production and board testing.
During production testing, the test mode registers are used to apply test vectors. In this case, the
test mode registers (as opposed to the normal mode registers) are selected when A[14] is high.
During board testing, the digital output pins and the data bus are held in a high-impedance state
by simultaneously asserting (low) the CSB, RDB, and WRB inputs. All of the functional blocks
(TSBs) for SPECTRA-9953 device are placed in test mode 0 so that device inputs may be read
and device outputs may be forced through the microprocessor interface. Refer to the section
“Test Mode “0” for details.
Note: The SPECTRA-9953 device supports a standard IEEE 1149.1 five-signal JTAG boundary
scan test port that can be used for board testing. All digital device inputs may be read and all
digital device outputs may be forced through this JTAG test port.
Table 16 Test Mode Register Memory Map
Address
Register
0000H-3FFFH
Normal Mode Registers
4000
Master Test Register
4001
Test Mode Address Force Enable
4002
Test Mode Address Force Value
4003
System Side Control
4004
Line side analog test regsiter
4005
Sysctl control test points
4006
Sysctl observation test points
4007
Rohi control test points
4008
Rohi observation test points
4009
Tohi control test points
400A
tohi observation test points
400B-4FFF
Reserved For Test
16.1 Master Test and Test Configuration Registers
Notes on Test Mode Register Bits:
1. Writing values into unused register bits has no effect. However, to ensure software compatibility with
future, feature-enhanced versions of the product, unused register bits must be written with logic zero.
Reading back unused bits can produce either a logic one or a logic zero; hence, unused register bits
should be masked off by software when read.
2. Writable test mode register bits are not initialized upon reset unless otherwise noted.