
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
42
12
STS-192/STM-64 Line Side Interface Signals
Pin Name
Type
Pin
No.
Function
RXCLK4_p
RXCLK4_n
RXCLK3_p
RXCLK3_n
RXCLK2_p
RXCLK2_n
RXCLK1_p
RXCLK1_n
Analog
LVDS
Input
AB2
AC1
AA6
AB5
AC4
AD3
AJ2
AK1
The
differential receive clock
(RXCLK) inputs provides
timing for the SPECTRA-9953 receive operation.
RXCLK[N]_p/n is a 622.08 Mbit/s nominally 45-55% duty
cycle clock.
For quad STS-48/STM-16 mode, the rising edge of
RXCLK[N]+/- is used to sample the respective
RXDATA[N]_p/n[3:0] receive data bus (i.e. RXCLK1_p/n is
used to sample RXDATA1[3:0]).
For STS-192/STM-64 mode, the rising edge of RXCLK2_p/n
is used to sample the four RXDATA[4:1][3:0] buses.
RXCLK1_p/n, RXCLK3_p/n and RXCLK4_p/n are ignored.
RXDATA4_p[3]
RXDATA4_n[3]
RXDATA4_p[2]
RXDATA4_n[2]
RXDATA4_p[1]
RXDATA4_n[1]
RXDATA4_p[0]
RXDATA4_n[0]
RXDATA3_p[3]
RXDATA3_n[3]
RXDATA3_p[2]
RXDATA3_n[2]
RXDATA3_p[1]
RXDATA3_n[1]
RXDATA3_p[0]
RXDATA3_n[0]
RXDATA2_p[3]
RXDATA2_n[3]
RXDATA2_p[2]
RXDATA2_n[2]
RXDATA2_p[1]
RXDATA2_n[1]
RXDATA2_p[0]
RXDATA2_n[0]
RXDATA1_p[3]
RXDATA1_n[3]
RXDATA1_p[2]
RXDATA1_n[2]
RXDATA1_p[1]
RXDATA1_n[1]
RXDATA1_p[0]
RXDATA1_n[0]
Analog
LVDS
Input
Y6
AA5
AA4
AB3
W6
Y5
Y4
AA3
AC2
AD1
AD2
AE1
AB4
AC3
AE2
AF1
AD6
AE5
AH2
AJ1
AG4
AH3
AF4
AG3
AJ4
AK3
AF6
AG5
AE6
AF5
AH4
AJ3
The
differential receive data
(RXDATA) inputs carries the
byte-serial STS-48 (STM-16) or STS-192 (STM-64) streams.
Each differential pair is a 622.08 Mbps stream.
For quad STS-48/STM-16 mode, each of the four
RXDATA[N]_p/n[3:0] buses represents a single STS-48c
(STM-16c) stream. RXDATA[N]_p/n[3] is the most significant
bit (corresponding to bit 1 of each serial word, the first bit
received). RXDATA[N]_p/n[0] is the least significant bit
(corresponding to bit 4 of each word, the last bit received).
RXDATA[N]_p/n[3:0] is sampled on the rising edge of the
corresponding RXCLK[N]_p/n.
For STS-192/STM-64 mode, the four RXDATA[N]_p/n[3:0]
buses represents a single STS-192c (STM-64c) stream.
RXDATA4_p/n[3:0] represents the most significant nibble
while RXDATA1_p/n[3:0] represents the least significant
nibble of the received word. RXDATA4_p/n[3] is the most
significant bit (corresponding to bit 1 of each serial word, the
first bit received). RXDATA1_p/n[0] is the least significant bit
(corresponding to bit 16 of each word, the last bit received).
RXDATA[4:1]_p/n[3:0] is sampled on the rising edge of the
RXCLK2_p/n.
SYNC_ERR4
SYNC_ERR3
SYNC_ERR2
SYNC_ERR1
LV-TTL
Input
AK2
AL1
AL2
AM1
The
synchronization error
(SYNC_ERR) inputs indicates if
the RXDATA[N]_p/n buses can be safely sampled. When
SYNC_ERR[N] is high (optionally low), RXDATA[N]_p/n is
not derived from the optical line and is suspect or might
indicate a fiber loss of signal. When SYNC_ERR[N] is low