
PM5317 SPECTRA-9953 Telecom Standard Product Data Sheet
Release
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2000741, Issue 5
105
Bit Position
Type
RRCPDAT Defect
55
Path 1
PERDI
56-58
Path 1
PERDIV[2:0]
59
Path 1
PTIU
60
Path 1
PTIM
61-62
Path 1
00
63
Path 1
0
PBIPCNT[3:0]
64-67
Path 1
68-70
Path 1
PERDIINS[2:0]
71
Path 1
0
72-95
Path 2
PLOPTR .. PERDIINS[2:0]
...
...
...
1176-1199
Path 48
PLOPTR .. PERDIINS[2:0]
1200-1223
Path 1
PLOPTR .. PERDIINS[2:0]
...
...
...
2328-2351
Path 48
PLOPTR .. PERDIINS[2:0]
2352-2591
None
0
14.10 SONET/SDH Transmit Line Interface (STLI)
The SONET/SDH transmit line interface block properly formats the outgoing STS-192/STM-64
or four STS-48/STM-16 data streams.
In single STS-192/STM-64 mode, the STLI supports a 16-bit 622.02 MHz LVDS line side
interface for direct connection to external clock recovery, clock synthesis and serializer-
deserializer components. In quad STS-48/STM-4 mode, the STLI supports four independent 4-
bit 622.02 MHz LVDS line side interface for direct connection to external clock recovery, clock
synthesis, and serializer-deserializer components.
14.11 Transmit Regenerator Multiplexer Processor (TRMP)
The Transmit Regenerator and Multiplexer Processor (TRMP) block inserts the transport
overhead bytes in the transmit data stream.
The TRMP accumulates the line BIP-8 errors detected by the RRMP during the last receive
frame. The line BIP-8 errors are returned to the far end as line remote error indication (REI-L)
during the next transmit frame. Because the RRMP and the TRMP are in two different clock
domains, none, one, or two line BIP-8 errors can be accumulated per transmit frame. The
minimum value between the maximum REI-L given in Table 9 and the accumulator count is
returned as the line REI-L in the M1 byte of STS-1 (STM-0) #3. Optionally, block BIP-24
errors can be accumulated.