- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C7300 (Pericom Semiconductor Corp.) 3-PORT PCI-to-PCI BRIDGE PDF資料下載
參數(shù)資料
| 型號： | PI7C7300 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-PORT PCI-to-PCI BRIDGE |
| 中文描述： | 3端口PCI至PCI橋 |
| 文件頁數(shù)： | 65/109頁 |
| 文件大小： | 779K |
| 代理商： | PI7C7300 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
PI7C7300A
3-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 65 OF 109
09/25/03 Revision 1.09
priority group and a low priority group. The low priority group as a whole represents one
entry in the high priority group; that is, if the high priority group consists of n masters,
then in at least every n+1 transactions the highest priority is assigned to the low priority
group. Priority rotates evenly among the low priority group. Therefore, members of the
high priority group can be serviced n transactions out of n+1, while one member of the
low priority group is serviced once every n+1 transactions.
Error! Reference source not
found.
shows an example of an internal arbiter where four masters, including
PI7C7300A, are in the high priority group, and five masters are in the low priority group.
Using this example, if all requests are always asserted, the highest priority rotates among
the masters in the following fashion (high priority members are given in italics, low
priority members, in boldface type):
B, m0, m1, m2,
m3
, B, m0, m1, m2,
m4
, B, m0, m1,
m2,
m5
, B, m0, m1, m2,
m6
, B, m0, m1, m2,
m7
and so on.
Figure 9-1 SECONDARY ARBITER EXAMPLE
Each bus master, including PI7C7300A, can be configured to be in either the low priority
group or the high priority group by setting the corresponding priority bit in the arbiter-
control register. The arbiter-control register is located at offset 40h. Each master has a
corresponding bit. If the bit is set to 1, the master is assigned to the high priority group. If
the bit is set to 0, the master is assigned to the low priority group. If all the masters are
assigned to one group, the algorithm defaults to a straight rotating priority among all the
masters. After reset, all external masters are assigned to the low priority group, and
PI7C7300A is assigned to the high priority group. PI7C7300A receives highest priority
on the target bus every other transaction, and priority rotates evenly among the other
masters.
Priorities are re-evaluated every time S1_FRAME# or S2_FRAME# is asserted at the
start of each new transaction on the secondary PCI bus. From this point until the time
that the next transaction starts, the arbiter asserts the grant signal corresponding to the
highest priority request that is asserted. If a grant for a particular request is asserted, and
a higher priority request subsequently asserts, the arbiter de-asserts the asserted grant
signal and asserts the grant corresponding to the new higher priority request on the next
PCI clock cycle. When priorities are re-evaluated, the highest priority is assigned to the
next highest priority master relative to the master that initiated the previous transaction.
The master that initiated the last transaction now has the lowest priority in its group.
If PI7C7300A detects that an initiator has failed to assert S1_FRAME# or S2_FRAME#
after 16 cycles of both grant assertion and a secondary idle bus condition, the arbiter de-
asserts the grant. That master does not receive any more grants until it deasserts its
request for at least one PCI clock cycle.
To prevent bus contention, if the secondary PCI bus is idle, the arbiter never asserts one
grant signal in the same PCI cycle in which it deasserts another. It de-asserts one grant
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8148B | 2-PORT PCI-to-PCI BRIDGE PLX PC16152 COMPARISON |
| PI7C8150B-33 | PCI Bridge | Asynchronous 2-Port PCI Bridge |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7300A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C7300ANA | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
| PI7C7300ANAE | 功能描述:外圍驅(qū)動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C7300ANA-E | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。