- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C7300 (Pericom Semiconductor Corp.) 3-PORT PCI-to-PCI BRIDGE PDF資料下載
參數(shù)資料
| 型號： | PI7C7300 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-PORT PCI-to-PCI BRIDGE |
| 中文描述： | 3端口PCI至PCI橋 |
| 文件頁數(shù)： | 25/109頁 |
| 文件大?。?/td> | 779K |
| 代理商： | PI7C7300 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
PI7C7300A
3-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 25 OF 109
09/25/03 Revision 1.09
When a write transaction is first detected on the initiator bus, and PI7C7300A forwards it
as a delayed transaction, PI7C7300A claims the access by asserting DEVSEL# and
returns a target retry to the initiator. During the address phase, PI7C7300A samples the
bus command, address, and address parity one cycle later. After IRDY# is asserted,
PI7C7300A also samples the first data DWORD, byte enable bits, and data parity. This
information is placed into the delayed transaction queue. The transaction is queued only
if no other existing delayed transactions have the same address and command, and if the
delayed transaction queue is not full. When the delayed write transaction moves to the
head of the delayed transaction queue and all ordering constraints with posted data are
satisfied. The PI7C7300A initiates the transaction on the target bus. PI7C7300A
transfers the write data to the target. If PI7C7300A receives a target retry
in response to the write transaction on the target bus, it continues to repeat the write
transaction until the data transfer is completed, or until an error condition is encountered.
If PI7C7300A is unable to deliver write data after 2
24
(default) or 2
32
(maximum)
attempts, PI7C7300A will report a system error. PI7C7300A also asserts P_SERR# if the
primary SERR# enable bit is set in the command register. See Section 7.4 for information
on the assertion of P_SERR#. When the initiator repeats the same write transaction (same
command, address, byte enable bits, and data), and the completed delayed transaction is
at the head of the queue, the PI7C7300A claims the access by asserting DEVSEL# and
returns TRDY# to the initiator, to indicate that the write data
was transferred. If the initiator requests multiple DWORD, PI7C7300A also asserts
STOP# in conjunction with TRDY# to signal a target disconnect. Note that only those
bytes of write data with valid byte enable bits are compared. If any of the byte enable bits
are turned off (driven HIGH), the corresponding byte of write data is not compared.
If the initiator repeats the write transaction before the data has been transferred to the
target, PI7C7300A returns a target retry to the initiator. PI7C7300A continues to return a
target retry to the initiator until write data is delivered to the target, or until an error
condition is encountered. When the write transaction is repeated, PI7C7300A does not
make a new entry into the delayed transaction queue. Section 4.9.3.1 provides detailed
information about how PI7C7300A responds to target termination during delayed write
transactions.
PI7C7300A implements a discard timer that starts counting when the delayed write
completion is at the head of the delayed transaction completion queue. The initial value
of this timer can be set to the retry counter register offset 78h.
If the initiator does not repeat the delayed write transaction before the discard timer
expires, PI7C7300A discards the delayed write completion from the delayed transaction
completion queue. PI7C7300A also conditionally asserts P_SERR# (see Section 7.4).
4.6.4
WRITE TRANSACTION ADDRESS BOUNDARIES
PI7C7300A imposes internal address boundaries when accepting write data. The aligned
address boundaries are used to prevent PI7C7300A from continuing a transaction over a
device address boundary and to provide an upper limit on maximum latency. PI7C7300A
returns a target disconnect to the initiator when it reaches the aligned address boundaries
under conditions shown in Table 4–3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
| PI7C8148B | 2-PORT PCI-to-PCI BRIDGE PLX PC16152 COMPARISON |
| PI7C8150B-33 | PCI Bridge | Asynchronous 2-Port PCI Bridge |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7300A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C7300ANA | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
| PI7C7300ANAE | 功能描述:外圍驅(qū)動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C7300ANA-E | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。