參數(shù)資料
型號： PI7C21P100NH
廠商： Pericom Semiconductor Corp.
英文描述： 2-PORT PCI-X BRIDGE
中文描述： 2端口PCI - X橋接
文件頁數(shù)： 61/77頁
文件大小： 603K
代理商： PI7C21P100NH
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 61 of 77
June 10, 2005 Revision 1.06
8.1.56
SECONDARY BUS UPSTREAM SPLIT TRANSACTION REGISTER –
OFFSET 88h
BIT
FUNCTION
TYPE
DESCRIPTION
31:16
Split Transaction
Commitment Limit
This field indicates the cumulative sequence size of the commitment
limit in units of ADQ’s. Software is allowed to program this field to
any value greater than or equal to the contents of the split transaction
capacity field. For example, if the limit is set to FFFFh, the bridge is
allowed to forward all split requests of any size regardless of the
amount of buffer space available. If the limit is set to 0100h or
greater, causes the bridge to forward accepted split requests of any
size regardless of the amount of buffer space available. The limit can
be programmed at any time after reset. The value of the limit is equal
to the split transaction capacity field reset.
Reset to 0020h
15:0
Split Transaction
Capability
The bridge returns 0020h to indicate that there are 32 ADQ’s (4K
bytes) available buffer space for storing split completions for
memory reads. This applies to requesters on the secondary bus
addressing completers on the primary bus.
Reset to 0020h
RW
Split Transaction Commitment Limit
RO
Split Transaction Capability
8.1.57
PRIMARY BUS DOWNSTREAM SPLIT TRANSACTION REGISTER
– OFFSET 8Ch
BIT
FUNCTION
TYPE
DESCRIPTION
31:16
Split Transaction
Commitment Limit
This field indicates the cumulative sequence size of the commitment
limit in units of ADQ’s. Software is allowed to program this field to
any value greater than or equal to the contents of the split transaction
capacity field. For example, if the limit is set to FFFFh, the bridge is
allowed to forward all split requests of any size regardless of the
amount of buffer space available. If the limit is set to 0100h or
greater, the bridge will forward accepted split requests of any size
regardless of the amount of buffer space available. The limit can be
programmed at any time after reset. The value of the limit is equal to
the split transaction capacity field reset.
Reset to 0020h
15:0
Split Transaction
Capability
The bridge returns 0020h to indicate that there are 32 ADQ’s (4K
bytes) available buffer space for storing split completions for
memory reads. This applies to requesters on the secondary bus
addressing completers on the primary bus.
Reset to 0020h
RW
Split Transaction Commitment Limit
RO
Split Transaction Capability
8.1.58
POWER MANAGEMENT ID REGISTER – OFFSET 90h
BIT
FUNCTION
TYPE
7:0
Power Management ID
RO
DESCRIPTION
Power Management ID
Returns 01h when read indicating that this register set of the
capabilities list is a power management register set.
相關(guān)PDF資料
PDF描述
PI7C7100BNA PCI Bus Interface/Controller
PI7C7100 3-Port PCI Bridge
PI7C7100CNA 3-Port PCI Bridge
PI7C7300 3-PORT PCI-to-PCI BRIDGE
PI7C7300A 3-PORT PCI-to-PCI BRIDGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C21P100NHE 功能描述:外圍驅(qū)動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C4025TRF4 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C7100 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
PI7C7100BNA 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI
PI7C7100CNA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*