參數(shù)資料
型號： PI7C21P100NH
廠商： Pericom Semiconductor Corp.
英文描述： 2-PORT PCI-X BRIDGE
中文描述： 2端口PCI - X橋接
文件頁數(shù)： 52/77頁
文件大?。?/td> 603K
代理商： PI7C21P100NH
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 52 of 77
June 10, 2005 Revision 1.06
8.1.36
MISCELLANEOUS CONTROL REGISTER – OFFSET 44h
BIT
FUNCTION
TYPE
7:3
RESERVED
RO
2
Primary Configuration
Busy
DESCRIPTION
Reserved
. Returns 00000 when read.
Primary Configuration Busy
0:
Type 0 configuration commands accepted normally on the primary
interface.
1:
Type 0 configuration commands retried on the primary interface.
This bit can be read from both the primary and secondary buses, but
written only from the secondary bus.
Reset value is based on P_CFG_BUSY. If P_CFG_BUSY is tied
HIGH, reset to 1.
Data Parity Error Recovery Enable
0:
All PI7C21P100 to pass parity errors through.
1:
Cause SERR# to be asserted whenever either master-data-parity-
error bit[8] is set.
Reset to 1.
Parity Error Behavior
0:
PI7C21P100 will pass the corrupted data sequence and PERR#
will be asserted (if enabled), but PI7C21P100 will not complete the
data and CBE# for performing completion on the initiating bus when
detecting a data parity error on a non-posted write transaction.
1:
Transaction will be completed on the originating bus, PERR# will
be asserted (if enabled), he appropriate status bits will be set, the data
will be discarded and no request will be queued.
Reset to 1.
RW
1
Data Parity Error
Recovery Enable
RW
0
Parity Error Behavior
RW
8.1.37
EXTENDED CHIP CONTROL REGISTER 1 – OFFSET 48h
BIT
FUNCTION
TYPE
7
RESERVED
RO
6
Bridge Disconnect
Discard Timer
DESCRIPTION
Reserved
. Returns 0 when read.
Bridge Disconnect Discard Control
0:
PI7C21P100 will discard remaining data after it disconnects the
external master during burst memory reads transaction on the PCI
source bus.
1:
PI7C21P100 will keep remaining data after it disconnects the
external master during burst memory reads on the PCI source bus,
until the external master returns or the discard timer expires.
Reset to 0.
Memory Write Transaction Entry Control
0:
PI7C21P100 can accept 4 memory write transactions
1:
PI7C21P100 can accept 8 memory write transactions
Reset to 0.
Synchronous Mode Enable
0:
Synchronous mode is disabled, and the asynchronous clock input
is supported.
1:
Synchronous mode is enabled and is used to decrease the
frequency to frequency latency when PI7C21P100 is forwarding
transactions through the bridge. The clock inputs have to be
synchronized and the primary clock need to lead the secondary clock
with the following combinations:
Primary Secondary time
33MHz 33MHz 0 – 14ns
66MHz 66MHz 0 – 7ns
66MHz 33MHz 3 – 14ns
133MHz 133MHz 0 – 3ns
133MHz 66MHz 3 – 7ns
Reset to 0
Upstream Memory Read Prefetching Dynamic Control
0:
Enable upstream memory read prefetching dynamic control
1:
Disable upstream memory read prefetching dynamic control
Reset to 0
(Described in section 4.3.6)
RW
5
Memory Write
Transaction Entry
Control
RW
4
Synchronous Mode
Enable
RW
3
Upstream Memory Read
Prefetching Dynamic
Control
RW
相關(guān)PDF資料
PDF描述
PI7C7100BNA PCI Bus Interface/Controller
PI7C7100 3-Port PCI Bridge
PI7C7100CNA 3-Port PCI Bridge
PI7C7300 3-PORT PCI-to-PCI BRIDGE
PI7C7300A 3-PORT PCI-to-PCI BRIDGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C21P100NHE 功能描述:外圍驅(qū)動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C4025TRF4 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C7100 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
PI7C7100BNA 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI
PI7C7100CNA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*