![](http://datasheet.mmic.net.cn/260000/PI7C21P100_datasheet_15942603/PI7C21P100_5.png)
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 5 of 77
June 10, 2005 Revision 1.06
TABLE OF CONTENTS
1
DESCRIPTION................................................................................................................................... 9
2
FEATURES......................................................................................................................................... 9
3
SIGNAL DEFINITIONS.................................................................................................................. 10
3.1
SIGNAL
TYPES....................................................................................................................... 10
3.2
SIGNALS.................................................................................................................................. 10
3.2.1
PRIMARY BUS INTERFACE SIGNALS............................................................................... 10
3.2.2
PRIMARY BUS INTERFACE SIGNALS – 64-BIT EXTENSION.......................................... 12
3.2.3
SECONDARY BUS INTERFACE SIGNALS......................................................................... 13
3.2.4
SECONDARY BUS INTERFACE SIGNALS – 64-BIT EXTENSION.................................... 14
3.2.5
CLOCK SIGNALS................................................................................................................. 15
3.2.6
STRAPPING PINS AND MISCELLANEOUS SIGNALS...................................................... 16
3.2.7
JTAG BOUNDARY SCAN AND TEST SIGNALS................................................................. 17
3.2.8
TEST SIGNALS..................................................................................................................... 18
3.2.9
POWER AND GROUND SIGNALS...................................................................................... 18
3.3
PIN
LIST................................................................................................................................... 19
4
PCI BUS OPERATION.................................................................................................................... 22
4.1
TYPES
OF
TRANSACTIONS.................................................................................................. 22
4.2
WRITE
TRANSACTIONS....................................................................................................... 23
4.2.1
MEMORY WRITE TRANSACTIONS.................................................................................... 23
4.2.1.1
PCI-X TO PCI-X ....................................................................................................................... 24
4.2.1.2
PCI TO PCI................................................................................................................................ 24
4.2.1.3
PCI TO PCI-X............................................................................................................................ 24
4.2.1.4
PCI-X TO PCI............................................................................................................................ 25
4.2.2
DELAYED/SPLIT WRITE TRANSACTIONS........................................................................ 25
4.2.3
IMMEDIATE WRITE TRANSACTIONS............................................................................... 25
4.3
READ
TRANSACTIONS......................................................................................................... 25
4.3.1
MEMORY READ TRANSACTIONS...................................................................................... 26
4.3.1.1
PCI-X TO PCI-X ....................................................................................................................... 26
4.3.1.2
PCI TO PCI................................................................................................................................ 26
4.3.1.3
PCI TO PCI-X............................................................................................................................ 26
4.3.1.4
PCI-X TO PCI............................................................................................................................ 27
4.3.2
I/O READ.............................................................................................................................. 27
4.3.3
CONFIGURATION READ ................................................................................................... 27
4.3.3.1
TYPE 1 CONFIGURATION READ......................................................................................... 27
4.3.3.2
TYPE 0 CONFIGURATION READ......................................................................................... 27
4.3.4
NON-PREFETCHABLE AND DWORD READS.................................................................. 28
4.3.5
PREFETCHABLE READS.................................................................................................... 28
4.3.5.1
PCI-X TO PCI-X AND PCI-X TO PCI.................................................................................... 28
4.3.5.2
PCI TO PCI................................................................................................................................ 28
4.3.5.3
PCI TO PCI-X............................................................................................................................ 29
4.3.6
DYNAMIC PREFETCH (CONVENTIONAL PCI MODE ONLY)........................................ 29
4.4
CONFIGURATION
TRANSACTIONS................................................................................... 29
4.4.1
TYPE 0 ACCESS TO PI7C21P100....................................................................................... 30
4.4.2
TYPE 1 TO TYPE 0 CONVERSION..................................................................................... 30
4.4.3
TYPE 1 TO TYPE 1 FORWARDING.................................................................................... 31
4.4.4
SPECIAL CYCLES ............................................................................................................... 32
5
TRANSACTION ORDERING........................................................................................................ 32
5.1
GENERAL
ORDERING
GUIDELINES................................................................................... 33
5.2
ORDERING
RULES................................................................................................................. 33
6
CLOCKS............................................................................................................................................ 34