參數(shù)資料
型號： PI7C21P100NH
廠商： Pericom Semiconductor Corp.
英文描述： 2-PORT PCI-X BRIDGE
中文描述： 2端口PCI - X橋接
文件頁數(shù)： 26/77頁
文件大小： 603K
代理商： PI7C21P100NH
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 26 of 77
June 10, 2005 Revision 1.06
4.3.1
MEMORY READ TRANSACTIONS
Memory data is transferred from the originating side of PI7C21P100 to the destination side
using PCI memory read, memory read line, memory read multiple, PCI-X memory read
DWORD, and PCI-X memory read block transactions. All memory read transactions are
either delayed or split on the originating side of PI7C21P100 depending on the mode of the
originating side.
4.3.1.1
PCI-X TO PCI-X
No translation is needed for these transactions.
The amount of data that is fetched is controlled by the downstream and upstream split
transaction control register. The split transaction capacity and split transaction commitment
limit fields control how much data is requested at any one time.
4.3.1.2
PCI TO PCI
No translation is needed for these transactions.
Memory Read – Fetches only the requested DWORD if the command targets a non-
prefetchable memory space. Bits [25:24] offset 40h and bits [9:8] offset 40h control the mode
of prefetching for memory read transactions in the prefetchable range on the secondary and
primary bus respectively. The default is up to one cache line will be prefetched.
Memory Read Line – Bits [23:22] offset 40h and bits [7:6] offset 40h control the mode of
prefetching for memory read line transactions in the prefetchable range on the secondary and
primary bus respectively. The default is up to one cache line will be prefetched.
Memory Read Multiple – Bits [21:20] offset 40h and bits [5:4] offset 40h control the mode of
prefetching for memory read multiple transactions in the prefetchable range on the secondary
and primary bus respectively. The default is a full prefetch, limited to the value set by bits
[14:12] offset 40h. The default value is 512 bytes, or an entire read buffer.
4.3.1.3
PCI TO PCI-X
PI7C21P100 must translate the conventional PCI memory read command to either the
memory read DWORD or the memory read block PCI-X Command. If the conventional PCI
memory read command targets non-prefetchable memory space, the command is translated
into a memory read DWORD. In any other instance, the conventional PCI memory read
command gets translated into a memory read block PCI-X command. Bits [25:24] offset 40h
and bits [9:8] offset 40h control the mode of prefetching for memory read transactions in the
prefetchable range on the secondary and primary bus respectively. The default is up to one
cache line will be prefetched. The default is up to one cache line will be prefetched.
PI7C21P100 translates the conventional PCI memory read line command to the memory read
block PCI-X command. Bits [23:22] offset 40h and bits [7:6] offset 40h control the mode of
prefetching for memory read line transactions in the prefetchable range on the secondary and
primary bus respectively. The default is up to one cache line will be prefetched.
相關(guān)PDF資料
PDF描述
PI7C7100BNA PCI Bus Interface/Controller
PI7C7100 3-Port PCI Bridge
PI7C7100CNA 3-Port PCI Bridge
PI7C7300 3-PORT PCI-to-PCI BRIDGE
PI7C7300A 3-PORT PCI-to-PCI BRIDGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C21P100NHE 功能描述:外圍驅(qū)動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C4025TRF4 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C7100 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
PI7C7100BNA 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI
PI7C7100CNA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*