- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium processor with MMX (Intel Corp.) 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium processor with MMX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) |
| 中文描述： | 32位MMX技術(shù)（32位帶MMX公司的技術(shù)處理器處理器） |
| 文件頁數(shù)： | 7/51頁 |
| 文件大?。?/td> | 479K |
| 代理商： | PENTIUM PROCESSOR WITH MMX |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
E
easy system design. Through a private bus, the two
Pentium processors arbitrate for the external bus and
maintain cache coherency. Dual processing is
supported in a system only if both processors are
operating at identical core and bus frequencies.
PENTIUM PROCESSOR WITH MMX TECHNOLOGY
7
5/23/97 10:47 AM 24318502.DOC
In this document, in order to distinguish between two
Pentium processors in dual processing mode, one
processor will be designated as the "Primary"
processor and the other as the "Dual" processor.
The Pentium processors are produced on the
enhanced 0.35 μm CMOS process which allows high
device density and lower power dissipation. In
addition to the SMM features described above, the
Pentium processor supports clock control. When the
clock to the Pentium processor is stopped, power
dissipation is virtually eliminated. The combination of
these improvements makes the Pentium processor a
good choice for energy-efficient desktop designs.
The Pentium processor supports fractional bus
operation. This allows the internal processor core to
operate at high frequencies, while communicating
with the external bus at lower frequencies.
The Pentium processor contains an on-chip
Advanced Programmable Interrupt Controller (APIC).
This APIC implementation supports multiprocessor
interrupt management (with symmetric interrupt
distribution across all processors), multiple I/O
subsystem support, 8259A compatibility, and inter-
processor interrupt support.
The architectural features introduced in this chapter
are more fully described in the
Pentium
Processor
Family Developer’s Manual(Order Number 241428).
1.2.
Pentium
Processor with
MMX Technology
The Pentium processor with MMX technology is a
significant addition to the Pentium processor family.
Available at 166, 200 and 233 MHz, it is the first
microprocessor to support Intel’s MMX technology.
The Pentium processor with MMX technology is both
software and pin compatible with previous members
of the Pentium processor family. It contains 4.5
million transistors and is manufactured on lntel's
enhanced 0.35 micron CMOS process which allows
voltage reduction technology for low power and high
density. This enables the Pentium processor with
MMX technology to remain within the thermal
envelope of the original Pentium processor while
providing a significant performance increase.
In addition to the architecture described in the
previous section for the Pentium processor family,
the Pentium processor with MMX technology has
several additional micro-architectural enhancements,
compared
to
the
133/150/166/200, which are described below:
Pentium
processor
1.2.1.
FULL SUPPORT FOR INTEL MMX
TECHNOLOGY
MMX technology is based on the Single Instruction
Multiple Data (SIMD) technique which enables
increased performance on a wide variety of
multimedia and communications applications. Fifty-
seven new instructions and four new 64-bit data
types are supported in the Pentium processor with
MMX technology. All existing operating system and
application software are fully-compatible with the
Pentium processor with MMX technology.
1.2.2.
DOUBLE CODE AND DATA CACHES
TO 16K EACH
On-chip level-1 data and code cache sizes have
been doubled to 16 KB each and are 4-way set
associative on the Pentium processor with MMX
technology. Larger separate internal caches improve
performance by reducing average memory access
time and providing fast access to recently-used
instructions and data. The instruction and data
caches can be accessed simultaneously while the
data
cache
supports
simultaneously. The data cache supports a write-
back (or alternatively, write-through, on a line by line
basis) policy for memory updates.
two
data
references
1.2.3.
IMPROVED BRANCH PREDICTION
Dynamic branch prediction uses the Branch Target
Buffer (BTB) to boost performance by predicting the
most likely set of instructions to be executed. The
BTB has been improved on the Pentium processor
with MMX technology to increase its accuracy.
Further, the Pentium processor with MMX technology
has four prefetch buffers that can hold up to four
successive code streams.
1.2.4.
ENHANCED PIPELINE
An additional pipeline stage has been added and the
pipeline has been enhanced to improve performance.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium processor | 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術(shù)CPU) |
| PESD0603-140 | Raychem Overvoltage Devices |
| PESD5V2S18U | ESD protection array |
| PESDXL4UW | Low capacitance quadruple ESD protection array |
| PESDXL4UG | Low capacitance quadruple ESD protection diode array in SOT353 package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。