- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium processor with MMX (Intel Corp.) 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium processor with MMX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) |
| 中文描述： | 32位MMX技術(shù)（32位帶MMX公司的技術(shù)處理器處理器） |
| 文件頁數(shù)： | 30/51頁 |
| 文件大?。?/td> | 479K |
| 代理商： | PENTIUM PROCESSOR WITH MMX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
PENTIUM PROCESSOR WITH MMX TECHNOLOGY
E
30
5/23/97 10:47 AM 24318502.DOC
3.1.2.4.
Private Bus
When two Pentium processors with MMX technology
are operating in dual processor mode, a "private bus"
exists to arbitrate for the processor bus and maintain
local cache coherency. The private bus consists of
two pinout changes:
1.
Five pins are added: PBREQ#, PBGNT#,
PHIT#, PHITM#, D/P#.
2.
Ten output pins become I/O pins: ADS#, D/C#,
W/R#, M/IO#, CACHE#, LOCK#, HIT#, HITM#,
HLDA, SCYC, BE#4.
The new pins are given AC specifications of valid
delays at 0 pF, setup times and hold times. Simulate
with these parameters and their respective I/O buffer
models to guarantee that proper timings are met.
The AC specification gives input setup and hold
times for the ten signals that become I/O pins. These
setup and hold times must only be met when a dual
processor is present in the system.
3.1.3.
BUFFER MODELS
The structure of the buffer models for the Pentium
processor with MMX technology and the Pentium
processor 133/150/166/200 are identical. Some of
the values of the components have changed to
reflect the minor manufacturing process and package
differences between the processors. The system
should see insignificant differences between the AC
behavior of the Pentium processor with MMX
technology
and
the
133/150/166/200.
Pentium
processor
Simulation of AC timings using the Pentium
processor with MMX technology buffer models is
recommended to ensure robust system designs. Pay
specific attention to the signal quality restrictions
imposed by 3.3V buffers.
3.2.
Absolute Maximum Ratings
Table 9 provides stress ratings only. Functional
operation at the Absolute Maximum Ratings is not
implied
or
guaranteed.
conditions are given in the AC and DC specification
tables.
Functional
operating
Extended exposure to the maximum ratings may
affect device reliability. Furthermore, although the
Pentium processor with MMX technology contains
protective
circuitry
to
electrostatic discharge, always take precautions to
avoid high static voltages or electric fields.
resist
damage
from
Table 9. Absolute Maximum Ratings
Symbol
Parameter
Min
Max
Unit
Notes
Storage Temperature
–65
150
°C
Case Temperature Under
Bias
–65
110
°C
V
CC3
V
CC3
Supply Voltage with
respect to V
SS
V
CC2
Supply Voltage with
respect to V
SS
3V Only Buffer DC Input
Voltage
–0.5
4.6
V
V
CC2
–0.5
3.7
V
V
IN3
–0.5
V
CC3
+0.5 (not to
exceed V
CC3
max)
V
WARNING
Stressing the device beyond the Absolute Maximum Ratings may cause permanent damage. These are
stress ratings only. Operation beyond the DC specifications is not recommended or guaranteed and
extended exposure beyond the DC specifications may affect device reliability.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium processor | 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術(shù)CPU) |
| PESD0603-140 | Raychem Overvoltage Devices |
| PESD5V2S18U | ESD protection array |
| PESDXL4UW | Low capacitance quadruple ESD protection array |
| PESDXL4UG | Low capacitance quadruple ESD protection diode array in SOT353 package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。