- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369993 > pentium II cpu with mobile (Intel Corp.) pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) PDF資料下載
參數資料
| 型號： | pentium II cpu with mobile |
| 廠商： | Intel Corp. |
| 英文描述： | pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) |
| 中文描述： | 奔騰II處理器芯片上緩存手機模塊連接器2（絲裂霉素2）（帶緩存和連接器2的奔二處理器） |
| 文件頁數： | 31/48頁 |
| 文件大?。?/td> | 537K |
| 代理商： | PENTIUM II CPU WITH MOBILE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Intel
a
Pentium
a
II Processor With On-Die Cache Mobile Module MMC-2
31
4.7.2.1
Voltage Signal Definition and Sequencing
Table 21. Voltage Signal Definitions and Sequences
Source
Signal
Definitions and Sequences
V_DC
System Electronics
V_DC is required to be between 5V and 21V DC and is driven by the
system electronics’ power supply. V_DC powers the module’s DC-to-DC
converter for the processor core and I/O voltages. The module cannot be
hot inserted or removed while V_DC is powered on.
V_3
System Electronics
V_3 is supplied by the system electronics for the 82433BX.
V_5
System Electronics
V_5 is supplied by the system electronics for the 82433BX’s 5.0-V reference
voltage and the module’s voltage regulator.
VR_ON
System Electronics
VR_ON is a 3.3-V (5.0-V tolerant) signal that enables the module’s voltage
regulator circuit. When driven active high the voltage regulator circuit is
activated. The signal driving VR_ON should be a digital signal with a rise
and fall time of less than or equal to 1
μ
s.
(VIL (max)=0.4V, VIH
(min)=3.0V).
V_CORE (also a
host bus GTL+
termination
voltage VTT)
Module
A result of VR_ON being asserted, V_CORE is an output of the DC-DC
regulator on the module and is driven to the core voltage of the processor. It
is also used as the host bus GTL+ termination voltage, known as VTT.
VR_PWRGD
Module
Upon sampling the voltage level of V_CORE (minus tolerances for ripple),
VR_PWRGD is driven active high. If VR_PWRGD is not sampled active
within 1 second of the assertion of VR_ON, then the system electronics
should deassert VR_ON. After V_CORE is stabilized, VR_PWRGD will
assert to logic high (3.3V). This signal
must not be pulled up
by the system
electronics. VR_PWRGD should be “ANDed” with V_3s to generate the
PIIX4E/M input signal, PWROK. The system electronics should monitor
VR_PWRGD to verify it is asserted high prior to the active high assertion
of PIIX4E/M PWROK.
V_CPUPU
Module
V_CPUPU is 2.5V. The system electronics uses this voltage to power the
PIIX4E/M-to-processor interface circuitry.
V_CLK
Module
V_CLK is 2.5V. The system electronics uses this voltage to power the
HCLK[0:1] drivers for the processor clock.
The following list provides additional specifications and clarifications of the power sequence timing and Figure 5 provides an
illustration.
1.
The VR_ON signal
may only be
asserted to a logical high by a digital signal
after
V_DC
≥
4.7 volts, V_5
≥
4.5
volts, and V_3
≥
3.0 volts.
The Rise Time and Fall Time of VR_ON
must
be less than or equal to
1 microsecond
when it goes through its Vil
to Vih.
VR_ON has its Vil (max) = +0.4 volts and Vih (min) = +3.0 volts.
The VR_PWRGD will get asserted to logic high (3.3 volts) after V_CORE is stabilized and V_DC reaches 5.0
volts. This signal should not and can not be pulled up by the system electronics.
In the power-on process, Intel recommends to raise the higher voltage power plane first (V_DC), followed by the
lower power planes (V_5, V_3), and finally assert VR_ON after above voltage levels are met on all rails. The
power-off process should be the reverse process, i.e. VR_ON gets deasserted, followed by the lower power
planes, and finally the higher power planes.
VR_ON must monotonically rise through its Vil to Vih and fall through its Vih to Vil points. The sign of slope can
not change between Vil and Vih in rising and Vih and Vil in falling.
VR_ON must provide an instantaneous in-rush current to the module with the following values as listed in Table
22.
2.
3.
4.
5.
6.
7.
相關PDF資料 |
PDF描述 |
|---|---|
| pentium II cpu | Pentium II Processor AT 450MHZ(工作頻率450兆赫茲奔II處理器) |
| pentium II processor | 32 bit processor AT 233MHZ，266MHZ，300MHZ and 333MHZ(工作頻率233，266，300和333兆赫茲32位處理器) |
| pentium II xeon processor | pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器) |
| Pentium III cpu with mobile | Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動模塊連接器2奔III處理器) |
| pentium III CPU | Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復。