- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium II cpu with mobile (Intel Corp.) pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium II cpu with mobile |
| 廠商： | Intel Corp. |
| 英文描述： | pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) |
| 中文描述： | 奔騰II處理器芯片上緩存手機模塊連接器2（絲裂霉素2）（帶緩存和連接器2的奔二處理器） |
| 文件頁數(shù)： | 23/48頁 |
| 文件大?。?/td> | 537K |
| 代理商： | PENTIUM II CPU WITH MOBILE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Intel
a
Pentium
a
II Processor With On-Die Cache Mobile Module MMC-2
23
Advanced Platform Recommended Design and Debug
Practices.
Refer to the
Intel
a
440BX AGPset Datasheet
for
details on memory device support, organization, size, and
addressing.
4.3.2
Reset Strap Options
Several strap options on the memory address bus define the
behavior of the Pentium II processor with on-die cache
mobile module MMC-2 after reset. Other straps are allowed
to override the default settings. Table 14 shows the various
straps and their implementation.
Table 14. Configuration Straps for the 82433BX Host Bridge System Controller
Function
Module Default Setting
Signal
Optional Override on
System Electronics
MAB[12]#
Host Frequency
Select
No strap
66 MHz default.
None
MAB[11]#
In Order Queue
Depth
No strap
maximum queue depth is
set, i.e. 8.
None
MAB[10]
Quick Start Select
Strapped high on the module for
Quick Start mode.
None
MAB[9]#
AGP disable
No strap
AGP is enabled.
Pull up this signal to disable
the AGP interface.
MAB[7]#
MM Config
No strap
standard MMC-2 mode.
None
MAB[6]#
Host Bus Buffer
Mode Select
Strapped high on the module for
mobile PSB buffers.
None
4.3.3
PCI Interface
The PCI interface of the 82433BX Host Bridge is available at
the connector. The 82433BX Host Bridge supports the PCI
Clockrun protocol for PCI bus power management. In this
protocol, PCI devices assert the CLKRUN# open-drain
signal when they require the use of the PCI interface. Refer
to the
PCI Mobile Design Guide
for complete details on the
PCI Clockrun protocol.
The 82433BX Host Bridge is responsible for arbitrating the
PCI bus. With the MMC-2 connector, the 82433BX Host
Bridge can support up to five PCI bus masters. There are
five PCI Request/Grant pairs, REQ[4:0]# and GNT[4:0]#,
available on the connector to the manufacturer’s system
electronics.
The PCI interface on the MMC-2 connector is 3.3 volts only.
Five-volt PCI devices are not supported such as all devices
that drive outputs to a 5
Vt
nominal V
oh
level.
The 82433BX Host Bridge system controller is compliant
with the
PCI 2.1 specification
, which improves the worst
case PCI bus access latency from earlier PCI specifications.
The 82433BX Host Bridge supports only Mechanism #1 for
accessing PCI configuration space, as detailed in the PCI
specification. This implies that signals AD[31:11] are
available for PCI IDSEL signals. However, since the
82433BX Host Bridge is always device #0, AD11 will never
be asserted during PCI configuration cycles as an IDSEL.
The 82433BX reserves AD12 for the AGPbus. Thus, AD13 is
the first available address line usable as an IDSEL. Intel
recommends that AD18 be used by the PIIX4E/M.
4.3.4
AGP Interface
The 82433BX Host Bridge system controller is compliant
with the
AGP Interface Specification Rev 1.0
, which supports
an asynchronous AGP interface coupling to the 82433BX
core frequency. The AGP interface can achieve real data
throughput in excess of 500 megabytes per second using an
AGP 2X graphics device. Actual bandwidth may vary
depending on specific hardware and software
implementations.
4.4
Power Management
4.4.1
Clock Control Architecture
The clock control architecture is optimal for notebook
designs. The clock control architecture consists of seven
different clock states: Normal, Stop Grant, Auto Halt, Quick
Start, HALT/Grant Snoop, Sleep, and Deep Sleep states.
The Auto Halt state provides a low-power clock state that
can be controlled through the software execution of the HLT
instruction. The Quick Start state provides a very low-power,
low-exit latency clock state that can be used for hardware
controlled “idle” states. The Deep Sleep State provides an
extremely low-power state that can be used for Power-on-
Suspend states, which is an alternative to shutting off the
processor’s power. The exit latency of the Deep Sleep State
has been reduced to 30 microseconds. The Stop Grant state
and the Sleep states are not available on the Pentium II
processor with on-die cache mobile module as these states
are intended for desktop or server systems. The Stop Grant
state and the Quick Start clock state are mutually exclusive.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium II cpu | Pentium II Processor AT 450MHZ(工作頻率450兆赫茲奔II處理器) |
| pentium II processor | 32 bit processor AT 233MHZ，266MHZ，300MHZ and 333MHZ(工作頻率233，266，300和333兆赫茲32位處理器) |
| pentium II xeon processor | pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器) |
| Pentium III cpu with mobile | Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動模塊連接器2奔III處理器) |
| pentium III CPU | Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。