- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium II cpu with mobile (Intel Corp.) pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium II cpu with mobile |
| 廠商： | Intel Corp. |
| 英文描述： | pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) |
| 中文描述： | 奔騰II處理器芯片上緩存手機模塊連接器2（絲裂霉素2）（帶緩存和連接器2的奔二處理器） |
| 文件頁數(shù)： | 29/48頁 |
| 文件大?。?/td> | 537K |
| 代理商： | PENTIUM II CPU WITH MOBILE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Intel
a
Pentium
a
II Processor With On-Die Cache Mobile Module MMC-2
29
4.6.2.1
PSB Clock Signal Quality Specifications
and Measurement Guidelines
Table 19 describes the signal quality specifications at the
processor core for the PSB clock (BCLK) signal.
Figure 4 describes the signal quality waveform for the PSB
clock at the processor core pins.
Table 19. BCLK Signal Quality Specifications at the Processor Core
1,5
T#
Parameter
BCLK V
IL
2
V2:
BCLK V
IH
V3:
V
IN
Absolute Voltage Range
3
Rising Edge Ringback
4
Falling Edge Ringback
4
Min
Nom
Max
Unit
V1:
0.7
V
2
1.8
V
–0.8
3.5
V
V4:
1.8
V
V5:
0.7
V
BCLK rising/falling slew rate
0.8
4
V/ns
NOTES:
1.
2.
3.
4.
Unless otherwise noted, all specifications in this table apply Intel mobile modules.
BCLK must rise/fall monotonically between V
IL,BCLK
and V
IH, BCLK.
This is the processor PSB clock overshoot and undershoot specification for a 66-MHz PSB operation.
The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage
the BCLK signal can dip back to after passing the V
IH
(rising) or V
IL
(falling) voltage limits.
For proper signal termination, refer to the Clocking Guidelines in the
Mobile Pentium
a
II Processor / 440BX AGPset
Advanced Platform Recommend Design and Debug Practices.
5.
V2
V1
V3
V3
T3
V5
V4
T6
T4
T5
Figure 4. BCLK, TCK, and PICCLK Generic Clock Waveform at the Processor Core Pins
4.7
Voltage Regulator
The DC voltage regulator (DC/DC converter) provides the
appropriate core voltage, the I/O ring voltage, and the
sideband signal pullup voltage for the Pentium II processor
with on-die cache mobile module MMC-2. The voltage range
is 5 volts to 21 volts.
4.7.1
Voltage Regulator Efficiency
Table 18 lists the voltage regulator efficiencies.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium II cpu | Pentium II Processor AT 450MHZ(工作頻率450兆赫茲奔II處理器) |
| pentium II processor | 32 bit processor AT 233MHZ，266MHZ，300MHZ and 333MHZ(工作頻率233，266，300和333兆赫茲32位處理器) |
| pentium II xeon processor | pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器) |
| Pentium III cpu with mobile | Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動模塊連接器2奔III處理器) |
| pentium III CPU | Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。