
Data Sheet
163
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Functional Description E1
For HDLC channels 2 and 3, one out of 31 time slots can be selected for each channel, but in common for transmit
and receive direction.
Within selected time slots single bit positions can be masked to be used/not used for HDLC transmission for all
HDLC channels. Additionally, the use of even, odd or both frames can be selected for each HDLC channel
individually.
4.7
Test Functions (E1)
The following chapters describe the different test function of the QuadFALC
TM.
4.7.1
Pseudo-Random Binary Sequence Generation and Monitor (E1)
The QuadFALC
TM has the ability to generate and monitor pseudo-random binary sequences (PRBS). The
generated PRBS pattern is transmitted to the remote end on pins XL1/2 or XDOP/N and can be inverted optionally.
Generation and monitoring of PRBS pattern is done according to ITU-T O.150 and ITU-T O.151.
The PRBS monitor monitores the PRBS pattern in the incoming data stream. Synchronization is done on the
inverted and non-inverted PRBS pattern. The current synchronization status is reported in status and interrupt
status registers. Enabled by bit LCR1.EPRM each PRBS bit error increments an error counter (CEC2).
Synchronization is reached within 400 ms with a probability of 99.9% at a bit error rate of up to 10
-1.
Different PRBS modes which are using different bits and time slots in a E1/T1/J1 frame can be selected, see
In the “unframed” mode all bits of all slots in a E1 frame are used for PRBS.
In the “framed” mode the frame byte (time slot 0) of an E1 frame is not used for PRBS respectively.
Selection of the PRBS modes “unframed” and “framed”is done by TPC0.PRM = 00
B and TPC0.FRA.
For TPC0.PRM(1:0) not 00
B (TPC0_E), each time slot of an E1 frame can be selected indiviually to send and
receive a PRBS signal. Selection is done by the registers PRBSTS1 to PRBSTS4. Here the used time slot
numbers are the same as used normally for numbering of the time slots: In E1 frames time slot 0 (TS0) up to time
slot 31 (TS31), were TS0 is the frame byte (time slot number 0 indicates the frame byte).
Table 42
Time Slot Assigner HDLC Channel 1 (E1)
Receive Time
Slot Register Bit
Transmit Time
Slot Register Bit
Time Slot
Receive Time
Slot Register Bit
Transmit Time
Slot Register Bit
Time Slot
RTR 1.7
TTR 1.7
0
RTR 3.7
TTR 3.7
16
RTR 1.6
TTR 1.6
1
RTR 3.6
TTR 3.6
17
RTR 1.5
TTR 1.5
2
RTR 3.5
TTR 3.5
18
RTR 1.4
TTR 1.4
3
RTR 3.4
TTR 3.4
19
RTR 1.3
TTR 1.3
4
RTR 3.3
TTR 3.3
20
RTR 1.2
TTR 1.2
5
RTR 3.2
TTR 3.2
21
RTR 1.1
TTR 1.1
6
RTR 3.1
TTR 3.1
22
RTR 1.0
TTR 1.0
7
RTR 3.0
TTR 3.0
23
RTR 2.7
TTR 2.7
8
RTR 4.7
TTR 4.7
24
RTR 2.6
TTR 2.6
9
RTR 4.6
TTR 4.6
25
RTR 2.5
TTR 2.5
10
RTR 4.5
TTR 4.5
26
RTR 2.4
TTR 2.4
11
RTR 4.4
TTR 4.4
27
RTR 2.3
TTR 2.3
12
RTR 4.3
TTR 4.3
28
RTR 2.2
TTR 2.2
13
RTR 4.2
TTR 4.2
29
RTR 2.1
TTR 2.1
14
RTR 4.1
TTR 4.1
30
RTR 2.0
TTR 2.0
15
RTR 4.0
TTR 4.0
31