
Data Sheet
59
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Pin Descriptions
Line Interface Receiver
A9
RL1.1
I (analog)
–
Line Receiver input 1, port 1
Analog input from the external transformer. Selected if
LIM1.DRS is cleared.
RLAS21
IO
(analog)
–
Analog Switch Connector port 1
Can be connected to VSSX if analog switch is not used (HW
compatibel to QuadFALC
v2.1)
RDIP1
I
–
Receive Data Input Positive, port 1
Digital input for received dual-rail PCM(+) route signal which
is latched with the internally recovered receive route clock.
An internal DPLL extracts the receive route clock from the
incoming data pulses. The duty cycle of the received signal
has to be close to 50%. The dual-rail mode is selected if
LIM1.DRS and FMR0.RC1 are set. Input polarity is selected
by bit RC0.RDIS (after reset: active low), line coding is
selected by FMR0.RC(1:0).
ROID1
I
–
Receive Optical Interface Data, port 1
Unipolar data received from a fiber-optical interface with
2048 kbit/s (E1) or 1544 kbit/s (T1/J1). Latching of data is
done with the falling edge of RCLKI. Input polarity is selected
by bit RC0.RDIS. The single-rail mode is selected if
LIM1.DRS is set and FMR0.RC1 is cleared. If CMI coding is
selected (FMR0.RC(1:0) = 01
B), an internal DPLL recovers
clock an data; no clock signal on RCLKI1 is required.
A8
RL2.1
I (analog)
–
Line Receiver input 2, port 1
Analog input from the external transformer. Selected if
LIM1.DRS is cleared.
RDIN1
I
–
Receive Data Input Negative, port 1
Input for received dual-rail PCM(-) route signal which is
latched with the internally recovered receive route clock. An
internal DPLL extracts the receive route clock from the
incoming data pulses. The duty cycle of the received signal
has to be close to 50%.
The dual-rail mode is selected if LIM1.DRS and FMR0.RC1
are set. Input polarity is selected by bit RC0.RDIS
(after reset: active low), line coding is selected by
FMR0.RC(1:0).
RCLKI1
I
–
Receive Clock Input, port 1
Receive clock input for the optical interface if LIM1.DRS is
set and
FMR0.RC(1:0) = 00
B.
Clock frequency: 2.048 MHz (E1) or 1.544 MHz (T1/J1).
RCLKI1 is ignored if CMI coding is selected.
Table 2
I/O Signals for P/PG-LBGA-160-1 (cont’d)
Ball No. Name
Pin Type
Buffer
Type
Function