
Data Sheet
45
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Pin Descriptions
31
SCLKR4
I/O
PU
System Clock Receive, port 4
Working clock for the receive system interface with a
frequency of 16.384/8.192/4.096/2.048 MHz in E1 mode and
16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0
B) or
12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1
B) in T1/J1
mode. If the receive elastic store is bypassed, the clock
supplied on this pin is ignored, because RCLK is used to
clock the receive system interface.
If SCLKR4 is configured to be an output, the internal working
clock of the receive system interface sourced by DCO-R or
RCLK is output.
System Interface Transmit
2XDI1
I
–
Transmit Data In, port 1
Transmit data received from the system highway. Latching of
data is done with rising or falling transitions of SCLKX1
according to bit SIC3.RESX.
The delay between the beginning of time slot 0 and the initial
edge of SCLKX1 (after SYPX goes active) is determined by
the registers XC(1:0).
In higher (more than 1.544/2.048 Mbit/s) data rates sampling
of data is defined by bits SIC2.SICS(2:0).
3SCLKX1
I
PU
System Clock Transmit, port 1
Working clock for the transmit system interface with a
frequency of 16.384/8.192/4.096/2.048 in E1 mode and
16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0
B) or
12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1
B) in T1/J1
mode.
18
XDI2
I
–
Transmit Data In, port 2
Transmit data received from the system highway. Latching of
data is done with rising or falling transitions of SCLKX2
according to bit SIC3.RESX.
The delay between the beginning of time slot 0 and the initial
edge of SCLKX2 (after SYPX goes active) is determined by
the registers XC(1:0).
In higher (more than 1.544/2.048 Mbit/s) data rates sampling
of data is defined by bits SIC2.SICS(2:0).
19
SCLKX2
I
PU
System Clock Transmit, port 2
Working clock for the transmit system interface with a
frequency of 16.384/8.192/4.096/2.048 in E1 mode and
16.384/8.192/4.096/2.048 MHz (SIC2.SSC2 = 0
B) or
12.352/6.176/3.088/1.544 MHz (SIC2.SSC2 = 1
B) in T1/J1
mode.
Table 1
I/O Signals for P-TQFP-144-8 (cont’d)
Pin No.
Name
Pin Type
Buffer
Type
Function