
Data Sheet
143
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Functional Description E1
E: Spare bits for international use. Access to received information through bits RSP.RS13 and RSP.RS15.
Transmission is enabled by register bits XSP.XS13 and XSP.XS15. Additionally, automatic transmission for
submultifame error indication is selectable.
S
a: Spare bits for national use. Additionally, Sa bit access through registers RSA(8:4) and XSA(8:4) is provided.
HDLC signaling in bits S
a(8:4) is selectable.
C
1 ...C4: Cyclic redundancy check bits
A: Remote alarm indication. Additionally, automatic transmission of the A-bit is selectable.
For transmit direction, contents of time slot 0 are additionally determined by the selected transparent mode.
The CRC procedure is automatically invoked when the multiframe structure is enabled. CRC errors in the received
data stream are counted by the 16-bit CRC Error Counter CEC (one error per submultiframe, maximum).
Additionally a CRC4 error interrupt status ISR0.CRC4 is generated if enabled by IMR0.CRC4.
All CRC bits of one outgoing submultiframe are automatically inverted in case a CRC error is flagged for the
previous received submultiframe. This function is enabled by bit RC0.CRCI. Setting of bit RC0.XCRCI inverts the
CRC bits before transmission to the distant end. The function of RC0.XCRCI and RC0.CRCI are logically ored.
Table 38
CRC-Multiframe Structure (E1)
Sub- Multiframe
Frame Number
Bits 1 to 8 of the Frame
12
3456
78
Multiframe
I
0
1
2
3
4
5
6
7
C
1
0
C
2
0
C
3
1
C
4
0
1
0
1
0
1
0
1
0
A
0
A
0
A
0
A
1
S
a4
1
S
a4
1
S
a4
1
S
a4
1
S
a5
1
S
a5
1
S
a5
1
S
a5
0
S
a61
0
S
a62
0
S
a6
0
S
a64
1
S
a7
1
S
a7
1
S
a7
1
S
a7
1
S
a8
1
S
a8
1
S
a8
1
S
a8
II
8
9
10
11
12
13
14
15
C
1
C
2
1
C
3
E
C
4
E
0
1
0
1
0
1
0
1
0
A
0
A
0
A
0
A
1
S
a4
1
S
a4
1
S
a4
1
S
a4
1
S
a5
1
S
a5
1
S
a5
1
S
a5
0
S
a61
0
S
a62
0
S
a63
0
S
a64
1
S
a7
1
S
a7
1
S
a7
1
S
a7
1
S
a8
1
S
a8
1
S
a8
1
S
a8
Table 39
Transmit Transparent Mode (CRC Multiframe E1)
Transmit Transparent Source for
Enabled by
Framing + CRC
A-Bit
S
a-Bits
E-Bits
–
XSP.TT0
TSWM.TSIF
TSWM.TSIS
TSWM.TRA
TSWM.TSA(8:4)
(int. gen.)
via pin XDI
1)
via pin XDI
(int. gen.)
1) Pin XDI or XSIG or XFIFO buffer (signaling controller)
XSW.XRA
2)
via pin XDI
XSW.XRA
1)
XSW. XRA
1)
via pin XDI
XSW.XRA
1)
2) Automatic transmission of the A-bit is selectable
XSW.XY0 … 4
3)
via pin XDI
XSW.XY0 … 4
2)
XSW.XY0 … 4
2)
XSW.XY0 … 4
2)
via pin XDI
3) The S
a-bit register XSA(8:4) can be used optionally
XSP.XS13/XS15
4)
via pin XDI
(int. generated)
via pin XDI
XSP.XS13/XS15
3)
XSP.XS13/XS15
3)
4) Additionally, automatic transmission of submultiframe error indication is selectable