
PEB 22554
General Features T1
Semiconductor Group
201
09.98
120 - 123
126 - 129
51 - 54
57 - 60
XP(A-D)1
XP(A-D)2
XP(A-D)3
XP(A-D)4
I + PU
I +PU
O
O
Transmit Signaling Data (XSIG)
Enabled with PC(1-4).XPC(2-0) = 010.
Input for transmit signaling data received from the
signaling highway. Optionally (SIC3.TTRF)
sampling of XSIG data is controlled by the active
high XSIGM marker. In higher data rates sampling
of data is defined by bits SIC2.SICS2-0. In system
interface multiplex mode latching of the
datastream containing the 4 signaling multiframes
is done byte or bit interleaved on port XPC1.
Transmit Clock (TCLK)
Enabled with PC(1-4).XPC(2-0) = 011.
A 1.544 / 6.176 MHz clock has to be sourced by
the system if the internal generated transmit clock
(DCO-X) should not be used.
Optional this input functions as a clock
synchronization for the DCO-X circuitry with a
frequency of 1.544 MHz.
Transmit Multiframe Begin (XMFB)
Enabled with PC(1-4).XPC(2-0) = 100.
The function depends on programming bit
XC0.MFBS
MFBS = 1: XMFB marks the beginning of every
transmitted multiframe (XDI).
MFBS = 0: Marks the beginning of every
transmitted superframe. Additional pulses every
12 frames are provided when using ESF or F72
format.
XMFB is active high for one 2.048 or 1.544 MBit/s
period.
Transmit Signaling Marke
r
(XSIGM)
Enabled with PC(1-4).XPC(2-0) = 101.
–
Marks the transmit time-slots which are
defined by register TTR1-4 of every frame
transmitted via port XDI.
–
When using the CAS-BR signaling scheme,
the robbed bit of each channel every six
frames is marked, if it is enabled via register
XC0.BRM = 1.
Pin Definitions and Function
(cont’d)
Pin No.
Symbol
Input (I)
Output (O)
Function