
PEB 22554
Operational Description E1
Semiconductor Group
148
09.98
Global Port Configuration 1 (Read/Write)
Value after RESET: 00
H
SMM …
System Interface Multiplex Mode
Setting this bit enables a single rail data stream of 16.384 or 8.192
MBit/s containg all four E1 frames. The receive system interface for
all four channels is running with the clock provided on SCLKR1 and
the frame sync pulse provided on SYPR1. The transmit system
interface is running with SCLKX1 and SYPX1. Data will be
transmitted / accepted in a byte or bit interleaved format. In the
system interface multiplex mode the following pin configuration has to
be fulfilled and must be identically for all for 4 channels:
- SYPR1 has to be provided on pin RPA1
- SYPX1 has to be provided on pin XPA1 or
- XMFS has to be provided on pin XPB1
- XSIG has to be provided on pin XPC1
- RSIG will be output on pin RPB1
Each of the four channels have to be configured equally:
- clocking rate : 16.384 or 8.192 MHz , SIC1.SSC1/0
- data rate : 16.384 or 8.192 MBit/s, SIC1.SSD, FMR1.SSD0
- time-slot offset programming : RC1/0 , XC1/0
- receive buffer size : SIC1.RBS1/0 = 00 (2 frames)
e.g. : system clock rate = 8.192 MHz : SIC1.SSC1/0 = 10 and system
data rate = 8.192 MBit/s : SIC1.SSD1 = 1 , FMR1.SSD0 = 0
The multiplexed data stream is internal logically ored. Therefore the
selection of the active channel phase have to be configured different
for each single channel FALC(1-4). Programming is done with
SIC2.SICS2-0.
for FALC1: SIC2.SICS2-0 = 000, selects the first channel phase
for FALC2: SIC2.SICS2-0 = 001, selects the second channel phase
for FALC3: SIC2.SICS2-0 = 010, selects the third channel phase
for FALC4: SIC2.SICS2-0 = 011, selects the fourth channel phase
byte interleaved data format: SIC1.BIM = 0
XDI/RDO: F1-TS0, F2-TS0, F3-TS0, F4-TS0, F1-TS1, ... F4-TS31
X/RSIG: F1-STS0, F2-STS0, F3-STS0, F4-STS0, F1-... F4-STS31
7
0
GPC1
SMM
CSFP1
CSFP0
FSS1
FSS0
R1S1
R1S0
(85)