![](http://datasheet.mmic.net.cn/330000/PEB22554_datasheet_16444002/PEB22554_121.png)
PEB 22554
Operational Description E1
Semiconductor Group
121
09.98
ASY4 …
Select Loss of Sync Condition
0…
Standard operation. Three consecutive incorrect FAS words or
three consecutive incorrect service words will cause loss of
synchronization.
1…
Four consecutive incorrect FAS words or four consecutive
incorrect service words will cause loss of synchronization. The
service word condition may be disabled via bit RC1.SWD.
CRCI …
Automatic CRC4 Bit Inversion
If set, all CRC bits of one outgoing submultiframe are inverted in case
a CRC error is flagged for the previous received submultiframe. This
function is logically ORed with RC0.XCRCI.
XCRCI…
Transmit CRC4 Bit Inversion
If set, the CRC bits in the outgoing data stream are inverted before
transmission. This function is logically ORed with RC0.CRCI.
RDIS…
Receive Data Input Sense
0… Inputs: RDIP, RDIN active low, input ROID is active high
1… Inputs: RDIP, RDIN active high, input ROID is active low
RCO10…RCO8…Receive Offset / Receive Frame Marker Offset
Depending on the RP(A-D) pin function different offsets could be
programmed. The SYPR and the RFM pin function could not be
selected in parallel.
Receive Offset
(PC(1-4).RPC(2-0) = 000)
Initial value loaded into the receive bit counter at the trigger edge of
SCLKR when the synchronous pulse at port SYPR is active (see
figure )
.
Calculation of delay time T (SCLKR cycles) depends on the value X
of the Receive Offset“ register RC1/0. For programing refer to
register RC1.
Receive Frame Marker Offset
(PC(1-4).RPC(2-0) = 001)
Offset programming of the receive frame marker which is output on
port SYPR. The receive frame marker could be activated during any
bit position of the current frame.
Calculation of the value X of the Receive Offset“ register RC1/0
depends on the bit position BP which should be marked and SCLKR.
Refer to register RC1.