- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90869AG (ZARLINK SEMICONDUCTOR INC) Flexible 16K Digital Switch (F16kDX) PDF資料下載
參數(shù)資料
| 型號： | MT90869AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Flexible 16K Digital Switch (F16kDX) |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PBGA272 |
| 封裝： | 27 X 27 MM, 1.27 MM PITCH, PLASTIC, MS-034-BAL-2, BGA-272 |
| 文件頁數(shù)： | 47/76頁 |
| 文件大小： | 1316K |
| 代理商： | MT90869AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
Data Sheet
MT90869
47
Zarlink Semiconductor Inc.
13.4
Local Input Channel Delay Registers (LCDR0 to LCDR31)
Address 0003h to 0022h.
Thirty-two local input channel delay registers (LCDR0 to LCDR31) allow users to program the input channel delay
for the local input data streams LSTi0-31. The possible adjustment is 255 channels and the
LCDR0 to LCDR31
registers are configured as follows:
:
Table 19 - Local Channel Delay Register (LCDRn) Bits
2
SBERRXL
0
Start Bit Error Rate Receiver for Local.
A LOW to HIGH transition enables the Local BER receiver. The receiver
monitors incoming data for reception of the seed value. When detected, the
LOCK state is indicated (LOCKL) and the receiver compares the incoming bits
with the reference generator for bit equality and increments the Local Bit error
Register (LBCR) on each failure. When set LOW, bit comparison is disabled
and the error count is frozen. The error count is stored in the Local Bit Error
Register (LBCR).
1
SBERTXL
0
Start Bit Error Rate Transmitter for Local.
A LOW to HIGH transition enables the Local BER transmission. When set
LOW, transmission is disabled.
0
PRBSL
0
BER Mode Select for Local.
When set HIGH, a PRBS sequence of length 2
23
-1 is selected for the Local
port. When set LOW, a PRBS sequence of length 2
15
-1 is selected for the
Local port.
LCDRn Bit
(where n = 0 to
31)
Name
Reset
Description
15-8
Reserved
0
Reserved
7-0
LCD(7:0)
0
Local Channel Delay Register
The binary value of these bits refers to the channel delay value
for the local input stream.
Bit
Name
RESET
Description
Table 18 - Bit Error Rate Test Control Register (BERCR) Bits (continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90870 | Flexible 12 k Digital Switch (F12kDX) |
| MT90871AV | Flexible 8K Digital Switch (F8KDX) |
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90869AG2 | 制造商:Microsemi Corporation 功能描述:PB FREE 8K X 8K DIGITAL SWITCH 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA |
| MT90870 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 12 k Digital Switch (F12kDX) |
| MT90870AG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays |
| MT90870AG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays |
| MT90871 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 8K Digital Switch (F8KDX) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。