參數(shù)資料
型號： MT47H32M16BT-37VL:A
元件分類： DRAM
英文描述： 32M X 16 DDR DRAM, 0.5 ns, PBGA92
封裝： 11 X 19 MM, LEAD FREE, FBGA-92
文件頁數(shù)： 54/126頁
文件大?。?/td> 7045K
pdf: 09005aef8117c18e, source: 09005aef8117c192
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MbDDR2_2.fm - Rev. H 7/05 EN
33
2004, 2005 Micron Technology, Inc. All rights reserved.
512Mb: x4, x8, x16 DDR2 SDRAM
Command Truth Tables
The following tables provide a quick reference of DDR2 SDRAM available commands,
including CKE power-down modes, and bank-to-bank commands.
Notes: 1. All DDR2 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE#, and CKE at
the rising edge of the clock.
2. Bank addresses (BA) BA1-BA0 determine which bank is to be operated upon. BA during a
LM command selects which mode register is programmed.
3. Burst reads or writes at BL = 4 cannot be terminated or interrupted. See sections “Read
Interrupted by a Read” and “Write Interrupted by a Write” for other restrictions and
details.
4. The power-down mode does not perform any REFRESH operations. The duration of
power-down is therefore limited by the refresh requirements outlined in the AC paramet-
ric section.
5. The state of ODT does not affect the states described in this table. The ODT function is not
available during self refresh. See the ODT section for details.
6. “X” means “H or L” (but a defined logic level).
7. Self refresh exit is asynchronous.
Table 5:
Truth Table – DDR2 Commands
Notes: 1, 5, and 6 apply to the entire Table
Function
CKE
CS#
RAS# CAS# WE#
BA1
BA0
A12
A11
A10
A9–A0
Notes
Previous
Cycle
Current
Cycle
LOAD MODE
H
L
BA
OP Code
2
REFRESH
HH
L
H
X
SELF REFRESH Entry
HL
L
H
X
SELF REFRESH Exit
LH
HX
X
XX
X
7
LH
H
Single Bank
Precharge
HH
L
H
L
BA
X
L
X
2
All Banks
PRECHARGE
HH
L
H
L
X
H
X
Bank Activate
H
L
H
BA
Row Address
WRITE
HH
L
H
L
BA
Column
Address
L
Column
Address
2, 3
WRITE with Auto
Precharge
HH
L
H
L
BA
Column
Address
H
Column
Address
2, 3
READ
HH
L
H
L
H
BA
Column
Address
L
Column
Address
2, 3
READ with Auto
Precharge
HH
L
H
L
H
BA
Column
Address
H
Column
Address
2, 3
NO OPERATION
HX
L
H
X
Device DESELECT
HX
H
X
POWER-DOWN Entry
HL
HX
X
XX
X
4
LH
H
POWER-DOWN Exit
LH
HX
X
XX
X
4
LH
H
相關(guān)PDF資料
PDF描述
MT47H64M16HQ-3IT:G 64M X 16 DDR DRAM, 0.4 ns, PBGA60
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
MT49H8M36HU-33 8M X 36 DDR DRAM, 0.3 ns, PBGA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H32M16CC-37E 制造商:Micron Technology Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*