參數(shù)資料
型號: MT47H32M16BT-37VL:A
元件分類: DRAM
英文描述: 32M X 16 DDR DRAM, 0.5 ns, PBGA92
封裝: 11 X 19 MM, LEAD FREE, FBGA-92
文件頁數(shù): 124/126頁
文件大?。?/td> 7045K
pdf: 09005aef8117c18e, source: 09005aef8117c192
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MbDDR2_3.fm - Rev. H 7/05 EN
97
2004, 2005 Micron Technology, Inc. All rights reserved.
512Mb: x4, x8, x16 DDR2 SDRAM
Input Slew Rate Derating
Figure 74:
Nominal Slew Rate for tDH
Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.
Figure 75:
Tangent Line for tDH
Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.
VSS
Hold Slew Rate
Falling Signal
Rising Signal
VREF(DC) - VIL(DC) MAX
ΔTR
=
VIH(DC) MIN -
ΔTF
=
VDDQ
VIH(AC) MIN
VIH(DC) MIN
VREF(DC)
VIL(DC)
VIL(AC) MAX
nominal
slew rate
nominal
slew rate
DC to VREF
region
DC to VREF
region
VREF(DC)
DQS#
1
DQS
1
tDH
tDS
tDH
ΔTF
ΔTR
tDS
VSS
Hold Slew Rate
tangent line [
VIH(DC) MIN - VREF(DC)]
ΔTF
=
VDDQ
VIH(AC)MIN
VIH(DC) MIN
VREF(DC)
VIL(DC) MAX
VIL(AC) MAX
tangent
DC to VREF
region
DC to VREF
region
line
nominal
line
nominal
line
Falling Signal
Hold Slew Rate
tangent line [
- VIL(DC) MAX]
ΔTR
=
Rising Signal
VREF(DC)
DQS#
1
DQS
1
tDH
tDS
tDH
ΔTF
ΔTR
tDS
相關(guān)PDF資料
PDF描述
MT47H64M16HQ-3IT:G 64M X 16 DDR DRAM, 0.4 ns, PBGA60
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
MT49H8M36HU-33 8M X 36 DDR DRAM, 0.3 ns, PBGA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H32M16CC-37E 制造商:Micron Technology Inc 功能描述: