參數(shù)資料
型號(hào): MT46HC32M16LFCX-75:B
元件分類: DRAM
英文描述: 32M X 16 DDR DRAM, 7.5 ns, PBGA90
封裝: 9 X 13 MM, GREEN, PLASTIC, VFBGA-90
文件頁(yè)數(shù): 68/98頁(yè)
文件大?。?/td> 3258K
Figure 32: Data Output Timing – tAC and tDQSCK
CK
CK#
DQS or LDQS/UDQS2
T0
T1
T2
T3
T4
T5
T2n
T3n
T4n
T5n
T6
tRPST
tRPRE
tHZ
Command
NOP1
All DQ values, collectively3
T3
T2n
T4n
T5n
T5
tAC4
CL = 3
NOP1
READ
T2
tLZ
Don’t Care
T3n
T4
tDQSCK
Notes: 1. Commands other than NOP can be valid during this cycle.
2. DQ transitioning after DQS transitions define tDQSQ window.
3. All DQ must transition by tDQSQ after DQS transitions, regardless of tAC.
4. tAC is the DQ output window relative to CK and is the long-term component of DQ skew.
512Mb: x16, x32 Mobile LPDDR SDRAM
READ Operation
PDF: 09005aef82d5d305
512mb_ddr_mobile_sdram_t47m.pdf – Rev. I 12/09 EN
70
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT46HC32M16LGCM-54IT:B 32M X 16 DDR DRAM, 5.4 ns, PBGA90
MT47H32M16BT-37VL:A 32M X 16 DDR DRAM, 0.5 ns, PBGA92
MT47H64M16HQ-3IT:G 64M X 16 DDR DRAM, 0.4 ns, PBGA60
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V128M4 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM