參數(shù)資料
型號： MT46HC32M16LFCX-75:B
元件分類： DRAM
英文描述： 32M X 16 DDR DRAM, 7.5 ns, PBGA90
封裝： 9 X 13 MM, GREEN, PLASTIC, VFBGA-90
文件頁數(shù)： 56/98頁
文件大?。?/td> 3258K
List of Figures
Figure 1: 512Mb Mobile LPDDR Part Numbering ............................................................................................. 2
Figure 2: Functional Block Diagram (x16) ......................................................................................................... 9
Figure 3: Functional Block Diagram (x32) ....................................................................................................... 10
Figure 4: 60-Ball VFBGA – 8mm x 9mm (Top View) ......................................................................................... 11
Figure 5: 90-Ball VFBGA – 10mm x 13mm and 9mm x 13mm (Top View) ......................................................... 12
Figure 6: 60-Ball VFBGA (8mm x 9mm) .......................................................................................................... 15
Figure 7: 90-Ball VFBGA (10mm x 13mm) ....................................................................................................... 16
Figure 8: 90-Ball VFBGA (9mm x 13mm) ......................................................................................................... 17
Figure 9: Typical Self Refresh Current vs. Temperature ................................................................................... 25
Figure 10: ACTIVE Command ........................................................................................................................ 37
Figure 11: READ Command ........................................................................................................................... 38
Figure 12: WRITE Command ......................................................................................................................... 39
Figure 13: PRECHARGE Command ................................................................................................................ 40
Figure 14: DEEP POWER-DOWN Command .................................................................................................. 41
Figure 15: Simplified State Diagram ............................................................................................................... 47
Figure 16: Initialize and Load Mode Registers ................................................................................................. 49
Figure 17: Alternate Initialization with CKE LOW ............................................................................................ 50
Figure 18: Standard Mode Register Definition ................................................................................................ 51
Figure 19: CAS Latency .................................................................................................................................. 54
Figure 20: Extended Mode Register ................................................................................................................ 55
Figure 21: Status Read Register Timing .......................................................................................................... 57
Figure 22: Status Register Definition .............................................................................................................. 58
Figure 23: READ Burst ................................................................................................................................... 61
Figure 24: Consecutive READ Bursts .............................................................................................................. 62
Figure 25: Nonconsecutive READ Bursts ........................................................................................................ 63
Figure 26: Random Read Accesses ................................................................................................................. 64
Figure 27: Terminating a READ Burst ............................................................................................................. 65
Figure 28: READ-to-WRITE ............................................................................................................................ 66
Figure 29: READ-to-PRECHARGE .................................................................................................................. 67
Figure 30: Data Output Timing – tDQSQ, tQH, and Data Valid Window (x16) ................................................... 68
Figure 31: Data Output Timing – tDQSQ, tQH, and Data Valid Window (x32) ................................................... 69
Figure 32: Data Output Timing – tAC and tDQSCK .......................................................................................... 70
Figure 33: Data Input Timing ......................................................................................................................... 72
Figure 34: Write – DM Operation ................................................................................................................... 73
Figure 35: WRITE Burst ................................................................................................................................. 74
Figure 36: Consecutive WRITE-to-WRITE ....................................................................................................... 75
Figure 37: Nonconsecutive WRITE-to-WRITE ................................................................................................. 75
Figure 38: Random WRITE Cycles .................................................................................................................. 76
Figure 39: WRITE-to-READ – Uninterrupting ................................................................................................. 77
Figure 40: WRITE-to-READ – Interrupting ...................................................................................................... 78
Figure 41: WRITE-to-READ – Odd Number of Data, Interrupting .................................................................... 79
Figure 42: WRITE-to-PRECHARGE – Uninterrupting ...................................................................................... 80
Figure 43: WRITE-to-PRECHARGE – Interrupting ........................................................................................... 81
Figure 44: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting ......................................................... 82
Figure 45: Bank Read – With Auto Precharge .................................................................................................. 85
Figure 46: Bank Read – Without Auto Precharge ............................................................................................. 86
Figure 47: Bank Write – With Auto Precharge .................................................................................................. 87
Figure 48: Bank Write – Without Auto Precharge ............................................................................................. 88
Figure 49: Auto Refresh Mode ........................................................................................................................ 89
Figure 50: Self Refresh Mode ......................................................................................................................... 91
512Mb: x16, x32 Mobile LPDDR SDRAM
PDF: 09005aef82d5d305
512mb_ddr_mobile_sdram_t47m.pdf – Rev. I 12/09 EN
6
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT46HC32M16LGCM-54IT:B 32M X 16 DDR DRAM, 5.4 ns, PBGA90
MT47H32M16BT-37VL:A 32M X 16 DDR DRAM, 0.5 ns, PBGA92
MT47H64M16HQ-3IT:G 64M X 16 DDR DRAM, 0.4 ns, PBGA60
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V128M4 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*