40
MPC107 Hardware Specifications (Rev 0.2)
PRELIMINARYSUBJECT TO CHANGE WITHOUT NOTICE
System Design Information
Figure 24. Example Voltage Sequencing Circuits
1.7.3 Decoupling Recommendations
Due to the MPC107s dynamic power management feature, large address and data buses, and high operating
frequencies, the MPC107 can generate transient power surges and high frequency noise in its power supply,
especially while driving large capacitive loads. This noise must be prevented from reaching other
components in the MPC107 system, and the MPC107 itself requires a clean, tightly regulated source of
power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each
Vdd, OVdd, GVdd, and LVdd pin of the MPC107. It is also recommended that these decoupling capacitors
receive their power from separate Vdd, OVdd, GVdd, and GND power planes in the PCB, utilizing short
traces to minimize inductance. These capacitors should have a value of 0.1 μF. Only ceramic SMT (surface
mount technology) capacitors should be used to minimize lead inductance, preferably 0508 or 0603,
oriented such that connections are made along the length of the part.
In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB,
feeding the Vdd, OVdd, GVdd, BVdd, and LVdd planes, to enable quick recharging of the smaller chip
capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the
quick response time necessary. They should also be connected to the power and ground planes through two
vias to minimize inductance. Suggested bulk capacitors100D330 μF (AVX TPS tantalum or Sanyo
OSCON).
1.7.4 Connection Recommendations
To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal
level. Unused active low inputs should be tied to OVdd. Unused active high inputs should be connected to
GND. All NC (no-connect) signals must remain unconnected.
Power and ground connections must be made to all external Vdd, OVdd, GVdd, LVdd, BVdd, and GND
pins of the MPC107.
The PCI_SYNC_OUT signal is intended to be routed halfway out to the PCI devices and then returned to
the PCI_SYNC_IN input of the MPC107.
The SDRAM_SYNC_OUT signal is intended to be routed halfway out to the SDRAM devices and then
returned to the SDRAM_SYNC_IN input of the MPC107. The trace length may be used to skew or adjust
the timing window as needed. See Motorola application note AN1794/D for more information on this topic.
3.3V
MUR420
1N5820
MUR420
1N5820
2.5V
+3.3V
Source
+2.5V
Source
+5V
Source
5V
3.3V
2.5V