- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371014 > MC145230 (Motorola, Inc.) Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) PDF資料下載
參數(shù)資料
| 型號： | MC145230 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| 中文描述： | 雙鎖相環(huán)頻率合成器與DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙鎖相環(huán)頻率合成器） |
| 文件頁數(shù)： | 41/71頁 |
| 文件大小： | 906K |
| 代理商： | MC145230 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MC145225 MC145230
41
MOTOROLA RF/IF DEVICE DATA
7C. MAIN LOOP FILTER DESIGN — ADAPT
Introduction
For PSpice simulation, the schematic model shown in
Figure 41 was chosen. The classical PLL model employing a
phase–frequency detector, a VCO, and an adaptive loop filter
is used to simplify visualization of circuit operation. The
parameter tables allow for modification of circuit performance
by providing an easy method for altering critical values
without necessitating changes to sub–level schematics. The
definition for the terms are:
tw = 2
π
,
fr = reference frequency,
td = time delay; allows delay of the start of the high
current mode (used to perform reference spur
measurements),
CPL = charge pump low current,
CPH = charge pump high current,
N = N counter value,
Sz = amount the N counter is being increased (or
decreased) by,
St = number of fr cycles that CPH is active; this value
is either 16, 32, 64, or 128,
VCPHH = charge pump voltage – high,
VCPHL = charge pump voltage – low,
K1 = VCO gain (Hz/volt),
fc = VCO frequency at 0 V control voltage,
H = reference spur scaling factor.
Modeling the Phase–frequency Detector
Figure 42 is a schematic of the phase–frequency detector.
It includes the reference oscillator model, phase–frequency
detector model, and charge pump models. V1 is the control
element used to generate the step time for switching between
CPL and CPH. The signal source VPULSE, is used to
simulate the timer that controls when CPL and CPH are
turned on. PW calculates the pulse width that simulates the
counter from the values for St and fr that are entered in the
parameter tables on the top level schematic.
Figure 41. Top Level PLL Model
50 p
PDout–Lo
In
HB2
C2
20 k
C5
C6
1 k
R10
ctrl
330 p
C4
Out
VCO
HB1
33 p
R3
Parameters:
tw
fr
H
Parameters:
N
Sz
St
6.283185308
25 k
1
Parameters:
CPL
CPH
K1
1 x 10–3
4 x 10–3
4 x 106
29320
400
32
PDout–Hi
+
+
60.4 k
C1
40.2 k
+
+
3300 p
10%
330 p
fr N – fc
C3
330 p
fr N – fc
R2
Parameters:
VCPHH
VCPHL
fc
5
0
727.6 x 106
Parameters:
td
0
K1
IC =
fr N – fc
K1
IC =
fr N – fc
K1
IC =
K1
IC =
0
0
0
0
Figure 42. Phase–frequency Detector with Dual Charge Pumps
HB1
Shift
+
–
HB3
HB2
PDout–Lo
PDout–Hi
PDout–Hi
Shift
PDout–Lo
R
φ
V
φ
R
φ
V
φ
fin
Ref
Ref
Shift
V1
In
PW =4 fr
St
td =
fr
4 td
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14528BCL | Dual Monostable Multivibrator |
| MC14528 | DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| MC14528 | Dual Monostable Multivibrator |
| MC14528BFEL | Dual Monostable Multivibrator |
| MC14528BCP | Dual Monostable Multivibrator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14526B AC7 WAF | 制造商:ON Semiconductor 功能描述: |
| MC14526BAC7 WAF | 制造商:ON Semiconductor 功能描述: |
| MC14526BCL | 制造商: 功能描述: 制造商:undefined 功能描述: |
| MC14526BCP | 功能描述:計(jì)數(shù)器移位寄存器 3-18V Presettable RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14526BCPG | 功能描述:計(jì)數(shù)器移位寄存器 3-18V Presettable 4-Bit Down RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。