參數(shù)資料
型號(hào)： MC145230
廠商： Motorola, Inc.
英文描述： Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器)
中文描述： 雙鎖相環(huán)頻率合成器與DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙鎖相環(huán)頻率合成器）
文件頁數(shù)： 21/71頁
文件大?。?/td> 906K
代理商： MC145230
MC145225 MC145230
21
MOTOROLA RF/IF DEVICE DATA
N REGISTER BITS
See Figure 15 for N register access and serial data
formats.
Control (N23)
When the Mode pin is low, Control bit N23 determines the
divide ratio of the auxiliary divider which feeds the buffers for
the fout and fout pins. See Table 14 for the overall ratio
between Osce and fout/fout.
When the Mode pin is high, N23 must be programmed
to 1.
Table 14. Osce to fout Frequency Ratio,
ááááááááááá
á
ááááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
ááááááááááá
á
á
áá
á
á
á
áááá
á
Osce to fout
ááááááááááááá
ááááááááááá
LD Window (N22)
Bit N22 determines the lock detect window for the main
loop. Refer to Table 15 and Figure 19.
Table 15. Lock Detect Window
ááááááááá
áá
á
N22
áááááá
á
(Approximated)
ááááááááá
0
32 Osce periods
128 Osce periods
ááááááááá
1
Phase Detector Program (N21, N20, N19)
These bits control which phase detector outputs are active
for the main loop. These bits also control the timer interval
when adapt is utilized for the main loop. See Table 16.
Table 16. Main Phase Detector Control
áááááááááááááááá
áááááááááááááááá
áááááááááááááááá
áááááááááááááááá
áááááááááááááááá
ááá
0
PDout–Hi enabled, PDout–Lo floating
0
0
PDout–Hi enabled and PDout–Lo
0
áááááááááááááááá
áá
áá
áá
1
floating and PDout–Lo enabled
á
á
ááááááááá
á
á
floating for 128 fR cycles, then
enabled
á
áááááááááááááá
1
á
á
á
áá
á
á
áááááááááááááá
áá
áá
Current Ratio (N18)
This bit allows for MCU control of the PDout–Hi to
PDout–Lo current (or gain) ratio on the main loop
phase/frequency detector outputs. See Table 17.
á
á
á
á
á
á
ááááááááá
floating for 64 fR cycles, then PDout–Hi
á
á
áááááááááááááááá
á
1
á
0
ááááááááá
ááááááááá
PDout–Hi enabled and PDout–Lo
áááááááááááááá
á
á
á
á
á
ááááááááá
ááááááááá
á
á
áááááááááááááá
á
á
á
ááááááááááááá
áááááááááááááá
N Counter Divide Ratio (N17 to N0)
These bits control the N Counter divide ratio or loop
multiplying factor. The minimum allowed value is 992. The
maximum value is 262,143. For ease of programming, binary
representation is used. For example, if a divide ratio of 1000
is needed, the 1000 in decimal is converted to binary
00 0000 0011 1110 1000 and is loaded into the device for
N17 to N0. See Figure 15.
áá
áá
áá
N18
0
áááááááááááááá
1
á
á
á
ááá
4:1
8:1
PDout–Hi to
PDout–Lo
ááá
ááá
ááá
4.4 mA
4.4 mA
Cmult
á
á
á
(Nominal)
ááá
ááá
ááá
1.1 mA
0.55 mA
á
á
á
Cmult
相關(guān)PDF資料
PDF描述
MC14528BCL Dual Monostable Multivibrator
MC14528 DEFLECTION PROCESSOR FOR MULTISYNC MONITORS
MC14528 Dual Monostable Multivibrator
MC14528BFEL Dual Monostable Multivibrator
MC14528BCP Dual Monostable Multivibrator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC14526B AC7 WAF 制造商:ON Semiconductor 功能描述:
MC14526BAC7 WAF 制造商:ON Semiconductor 功能描述:
MC14526BCL 制造商: 功能描述: 制造商:undefined 功能描述:
MC14526BCP 功能描述:計(jì)數(shù)器移位寄存器 3-18V Presettable RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14526BCPG 功能描述:計(jì)數(shù)器移位寄存器 3-18V Presettable 4-Bit Down RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*