參數(shù)資料
型號： MC145230
廠商： Motorola, Inc.
英文描述： Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器)
中文描述： 雙鎖相環(huán)頻率合成器與DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙鎖相環(huán)頻率合成器）
文件頁數(shù)： 14/71頁
文件大小： 906K
代理商： MC145230
MC145225 MC145230
14
MOTOROLA RF/IF DEVICE DATA
defaults to positive. Positive polarity is described below. fV is
the output of the main loop’s VCO divider (N counter). fR is
the output of the main loop’s reference divider (R counter).
(a) Frequency of fV > fR or phase of fV leading fR:
current–sinking pulses from a floating state.
(b) Frequency of fV < fR or phase of fV lagging fR:
current–sourcing pulses from a floating state.
(c) Frequency and phase of fV = fR: essentially a floating
state, voltage at pin determined by loop filter.
When the Mode pin is high, negative polarity occurs when
the Pol pin is high. Negative polarity is described below. fV is
the output of the main loop’s VCO divider (N counter). fR is
the output of the main loop’s reference divider (R counter).
(a) Frequency of fV > fR or phase of fV leading fR:
current–sourcing pulses from a floating state.
(b) Frequency of fV < fR or phase of fV lagging fR:
current–sinking pulses from a floating state.
(c) Frequency and phase of fV = fR: essentially a floating
state, voltage at pin determined by loop filter.
These outputs can be enabled and disabled by bits in the
C and N registers. Placing the main PLL in standby (bit C1
= 1) forces the detector outputs to a floating state. In addition,
setting the PD Float bit (bit C4 = 1) forces the detector
outputs to a floating state while allowing the counters to run
for the main PLL. For selection of the outputs, see Table 11.
The phase detector gain (in amps per radian) = PDout
current (in amps) divided by 2
π
.
If a detector output is not used, that pin should be left
open.
N20
ááááááááááááááááá
á
ááááááááááááááá
á
ááááááááááááááá
á
áááááááááááááááá
á
á
ááááááááááááááá
á
ááááááááááááááááá
áá
N21
0
ááááááááááááááááá
0
ááááááááááááááááá
0
ááááááááááááááááá
0
ááááááááááááááááá
áá
áá
áá
áá
ááááááááááááááá
timer.
á
á
á
á
á
á
Result
áááááááá
0
Both outputs not enabled
0
1
1
1
enabled
á
0
á
á
á
only, then PDout–Lo enabled
áááááááá
á
á
enabled
á
1
á
0
á
áááááááá
á
á
0
á
á
á
á
á
á
á
á
á
á
á
á
only, then PDout–Lo enabled
ááááááááááááááááá
1
1
1
áááááááá
áááááááá
PDout–Hi enabled for 128 fR
á
PDout
Pin 23 — Phase/Frequency Detector Output for
Secondary Loop (PLL )
This pin is a three–state voltage output for use as a loop
error signal when combined with an external low–pass loop
filter. The detector is characterized by a linear transfer
function (no dead zone). The polarity of the detector is
controllable. The operation of the detector is described below
and shown in Figure 21.
When the Mode pin is high, positive polarity occurs when
the Pol pin is low. Also, when the Mode pin is low, polarity
defaults to positive. Positive polarity is described below. fV is
the output of the secondary loop’s VCO divider (N counter).
fR is the output of the secondary loop’s reference divider (R
counter.)
(a) Frequency of fV > fR or phase of fV leading fR:
negative pulses from high impedance.
(b) Frequency of fV < fR or phase of fV lagging fR:
positive pulses from high impedance.
(c) Frequency and phase of fV = fR: essentially a
high–impedance state, voltage at pin determined by
loop filter.
When the Mode pin is high, negative polarity occurs when
the Pol pin is high. Negative polarity is described below. fV
is the output of the secondary loop’s VCO divider (N
counter). fR is the output of the secondary loop’s reference
counter (R counter.)
(a) Frequency of fV > fR or phase of fV leading fR:
positive pulses from high impedance.
(b) Frequency of fV < fR or phase of fV lagging fR:
negative pulses from high impedance.
(c) Frequency and phase of fV = fR: essentially a
high–impedance state, voltage at pin determined by
loop filter.
This output can be enabled and disabled by bits in the C
register. Placing the secondary PLL in standby (bit C0 = 1)
forces the detector output to a high–impedance state. In
addition, setting the PD Float bit (bit C3 = 1) forces the
detector output to a high–impedance state while allowing the
counters to run for PLL .
The phase detector gain (in volts per radian) = Cmult
voltage (in volts) divided by 4
π
.
If the secondary loop is not used, PLL should be placed in
standby and PDout should be left open.
5D. ANALOG OUTPUTS
DAC1 and DAC2
Pins 3 and 4 — Digital–to–Analog Converter Outputs
These are independent outputs of the two 8–bit D/A
converters. The output voltage is determined by bits in the D
register. Each output is a static level with an output
impedance of approximately 100 k
.
The DACs may be used for crystal oscillator trimming, PA
(power amplifier) output power control, or other
general–purpose use.
If a DAC output is not used, the pin should be left open.
相關(guān)PDF資料
PDF描述
MC14528BCL Dual Monostable Multivibrator
MC14528 DEFLECTION PROCESSOR FOR MULTISYNC MONITORS
MC14528 Dual Monostable Multivibrator
MC14528BFEL Dual Monostable Multivibrator
MC14528BCP Dual Monostable Multivibrator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC14526B AC7 WAF 制造商:ON Semiconductor 功能描述:
MC14526BAC7 WAF 制造商:ON Semiconductor 功能描述:
MC14526BCL 制造商: 功能描述: 制造商:undefined 功能描述:
MC14526BCP 功能描述:計數(shù)器移位寄存器 3-18V Presettable RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14526BCPG 功能描述:計數(shù)器移位寄存器 3-18V Presettable 4-Bit Down RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*