xii
FIGURES
Figure 1.4-1
MB89980 Series Overall Block Diagram .................................................................................. 30
Figure 1.5-1
FPT-64P-M03 and FPT-64P-M09 Pin Assignment ................................................................... 32
Figure 1.5-2
MQP-64C-P01 Pin Assignment ................................................................................................ 33
Figure 1.6-1
FPT-64P-M03 Package Dimensions ........................................................................................ 35
Figure 1.6-2
FPT-64P-M09 Package Dimensions ........................................................................................ 36
Figure 1.6-3
MQP-64C-P01 Package Dimensions ....................................................................................... 37
Figure 3.1-1
Memory Map ............................................................................................................................. 53
Figure 3.1-2
Storing 16-bit Data in Memory .................................................................................................. 56
Figure 3.1-3
Byte Order of 16-bit Data in an Instruction ............................................................................... 56
Figure 3.2-1
Dedicated Register Configuration ............................................................................................. 57
Figure 3.2-2
Structure of Condition Code Register ....................................................................................... 59
Figure 3.2-3
Change of Carry Flag by Shift Instruction ................................................................................. 60
Figure 3.2-4
Structure of Register Bank Pointer ........................................................................................... 62
Figure 3.2-5
Rule for Conversion of Actual Addresses of General-purpose Register Area .......................... 62
Figure 3.3-1
Register Bank Structure ............................................................................................................ 64
Figure 3.4-1
Structure of Interrupt Level Setting Registers ........................................................................... 67
Figure 3.4-2
Interrupt Processing .................................................................................................................. 70
Figure 3.4-3
Example of Multiple Interrupts .................................................................................................. 72
Figure 3.4-4
Interrupt Processing Time ......................................................................................................... 73
Figure 3.4-5
Stack Operation at Start of Interrupt Processing ...................................................................... 75
Figure 3.4-6
Stack Area for Interrupt Processing .......................................................................................... 76
Figure 3.5-1
Block Diagram of External Reset Pin ........................................................................................ 79
Figure 3.5-2
Reset Operation Flow Diagram ................................................................................................ 80
Figure 3.6-1
Clock Supply Map ..................................................................................................................... 84
Figure 3.6-2
Connection Example for a Crystal or Ceramic Resonator ........................................................ 85
Figure 3.6-3
Connection Example for CR ..................................................................................................... 86
Figure 3.6-4
Connection Example for External Clock ................................................................................... 86
Figure 3.6-5
Block Diagram of Clock Controller ............................................................................................ 88
Figure 3.6-6
Structure of System Clock Control Register (SYCC) ................................................................ 90
Figure 3.6-7
Operation of Oscillator after Starting Oscillation ....................................................................... 96
Figure 3.7-1
Standby Control Register (STBC) ........................................................................................... 105
Figure 3.7-2
State Transition Diagram 1 (Options: Power-on Reset, Two Clocks) ..................................... 107
Figure 3.7-3
State Transition Diagram 2 (Options: Without Power-on Reset, Two Clocks) ........................ 110
Figure 3.7-4
State Transition Diagram 3 (Products with Power-on Reset) ................................................. 113
Figure 3.7-5
State Transition Diagram 3 (Products without Power-on Reset) ............................................ 113