- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98008 > M66271FP 320 X 240 DOTS DOT MAT LCD DSPL CTLR, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M66271FP |
| 元件分類： | 顯示控制器 |
| 英文描述： | 320 X 240 DOTS DOT MAT LCD DSPL CTLR, PQFP80 |
| 封裝： | QFP-80 |
| 文件頁數(shù)： | 9/30頁 |
| 文件大?。?/td> | 309K |
| 代理商： | M66271FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
M66271FP
REJ03F0267-0200 Rev.2.00 Mar 18, 2008
Page 15 of 27
Control Register
M66271FP has 9 kinds of control register.
To set mode from MPU to control register, use
IOCS, LWR, RD, A <4:0> and D <7:0>.
(1) Kind of control register
Control Register Table
Kind of Register
Address
Data
No.
Name
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Functions of Register
R/W
R1
Mode
register
0
CSES
RESET
←– OSCC –→ DISP
REV
LCDE
D6 to D0 set the basic mode.
D7 is the status register of
cycle steal state.
R/W
D7 = Only "R"
R2
Horizontal
display
character
number
register
0
1
0
←––––––––– CR ––––––––––––→
Set the number of horizontal
display characters per line.
W
R3
Horizontal
synchronous
pulse width
register
0
1
0
←–––––––––––––– LPW –––––––––––––––––→
Set the pulse width of LP per
line.
W
R4
Cycle steal
enable width
register
0
1
0
←–––––––––––––– CSW ––––––––––––––––→
Set the term of cycle steal
enable access during
horizontal synchronous term.
W
R5
Vertical line
number
register
0
1
0
←––––––––––––––– SLT ––––––––––––––––––→
Set the number of display line
of vertical direction.
W
R6
0
1
0
1
0
←––––––––––––––– SAL ––––––––––––––––→
R7
Display start
address
register
0
1
0
←–––––––––– SAH –––––––––––→
Set the display start address
of VRAM.
Set lower 8-bit to SAL and
upper 6-bit to SAH.
Max = 257FH
R/W
R8
M cycle
variable
register
0
1
0
←–––––––––––––––– MT –––––––––––––––––→
Set the cycle of LCD
alternating signal from M.
W
R9
Data port
register
1
0
←–––––––––––––––– DP –––––––––––––––––→
Data port register for
accessing VRAM through the
register.
R/W
R10
1
0
1
0
←–––––––––––––––– IDXL ––––––––––––––––→
R11
VRAM
address
index
register
1
0
1
0
←––––––––– IDXH –––––––––––→
Set the address for accessing
VRAM.
Set lower 8-bit to IDXL and
upper 6-bit to IDXH.
Max = 257FH
And automatically increase in
continuous address.
R/W
Note:
Data port register (DP) and VRAM address index register (IDXL, IDXH) are exclusive register, when using this IC
for the LCD module built-in system.
When RESET, each register is initialize the setting which is assumed LCD size of 320
× 240 dots.
Then, even if each register has not setting, output the signal to LCD side, it is possible to be alternation of LCD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66290AGP | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| M66290AFP | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| M66291GP | UNIVERSAL SERIAL BUS CONTROLLER, PQFP48 |
| M68HC08AZ0 | 8-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP100 |
| M69030 | GRAPHICS PROCESSOR, PBGA278 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66272 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:LCD CONTROLLER with VRAM |
| M66272FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:LCD CONTROLLER with VRAM |
| M66273FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:LCD CONTROLLER with VRAM |
| M66280FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:5120 x 8-BIT LINE MEMORY |
| M66280FP(#TB0T) | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。