參數(shù)資料
型號(hào)： K4N56163QF
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 256Mbit gDDR2 SDRAM
中文描述： 片256Mbit GDDR2 SDRAM的
文件頁(yè)數(shù)： 58/73頁(yè)
文件大小： 1262K
代理商： K4N56163QF
- 58 -
Rev 1.6 (Apr. 2005)
256M gDDR2 SDRAM
K4N56163QF-GC
Self Refresh Operation
The gDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is
defined by having CS, RAS, CAS and CKE held low with WE high at the rising edge of the clock. ODT must be turned off
before issuing Self Refresh command, by either driving ODT pin low or using EMRS command. Once the Command is reg-
istered, CKE must be held low to keep the device in Self Refresh mode. When the gDDR2 SDRAM has entered Self
Refresh mode all of the external signals except CKE, are “don’t care”. Since CKE is an SSTL 2 input, V
REF
must be main-
tained during Self Refresh operation. The DRAM initiates a minimum of one one Auto Refresh command internally within
tCKE period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save
power. The minimum time that the gDDR2 SDRAM must remain in Self Refresh mode is tCKE. The user may change the
external clock frequency or halt the external clock one clock after Self-Refresh entry is registered, however, the clock must
be restarted and stable before the device can exit Self Refresh operation. Once Self Refresh Exit command is registered, a
delay equal or longer than the tXSNR or tXSRD must be satisfied before a valid command can be issued to the device.
CKE must remain high for the entire Self Refresh exit period tXSRD for proper operation. Upon exit from Self Refresh, the
gDDR2 SDRAM can be put back into Self Refresh mode after tXSRD expires. NOP or deselect commands must be regis-
tered on each positive clock edge during the Self Refresh exit interval. ODT should also be turned off during tXSRD. Upon
exit from Self Refresh, the gDDR2 SDRAM requires a minimum of one extra auto refresh command before it is put back
into Self Refresh mode.
- Device must be in the “All banks idle” state prior to entering Self Refresh mode.
- ODT must be turned off tAOFD before entering Self Refresh mode, and can be turned on again
when tXSRD timing is satisfied.
- tXSRD is applied for a Read or a Read with autoprecharge command
- tXSNR is applied for any command except a Read or a Read with autoprecharge command.
CMD
CK
T0
T2
T1
Tm
Tn
CKE
T3
T4
T5
ODT
Self
Refresh
T6
NOP
tAOFD
CK
> = tXSNR
> = tXSRD
tRP*
Valid
tCK
tCH tCL
tIS
tIS
tIS
tIS tIH
NOP
NOP
V
IL
(AC)
V
IL
(AC)
V
IH
(AC)
V
IL
(DC)
V
IH
(AC)
V
IL
(AC)
V
IH
(DC)
相關(guān)PDF資料
PDF描述
K4N56163QF-GC 256Mbit gDDR2 SDRAM
K4N56163QF-GC25 256Mbit gDDR2 SDRAM
K4N56163QF-GC30 256Mbit gDDR2 SDRAM
K4N56163QF-GC37 256Mbit gDDR2 SDRAM
K4PE68A Transient Voltage Suppressor Diodes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4N56163QF-GC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QF-GC25 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QF-GC30 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QF-GC37 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QG-ZC2A 制造商:Samsung Semiconductor 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*