參數(shù)資料
型號(hào): K4J52324KI-HC1A0
元件分類: DRAM
英文描述: 512M X 1 DDR DRAM, 0.2 ns, PBGA136
封裝: HALOGEN FREE AND ROHS COMPLIANT, FBGA-136
文件頁(yè)數(shù): 8/61頁(yè)
文件大小: 1364K
代理商: K4J52324KI-HC1A0
- 16 -
K4J52324KI
datasheet
GDDR3 SGRAM
Rev. 1.2
DLL ENABLE/DISABLE
The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after dis-
abling the DLL for debugging or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled,
20K clock cycles must occur before a READ command can be issued.
DATA TERMINATION
The Data Termination, DT, is used to determine the value of the internal data termination resisters. The GDDR3 SGRAM supports 60
Ω and 120Ω termi-
nation. The termination may also be disabled for testing and other purposes.
DATA DRIVER IMPEDANCE
The Data Driver impedance (DZ) is used to determine the value of the data drivers impedance. When autocalibration is used the data driver impedance
is set to RQ/6 and it’s tolerance is determined by the calibration accuracy of the device. When any other value is selected the target impedance is set
nominally to the desired impedance. However, the accuracy is now determined by the device’s specific process corner, applied voltage and operating
temperature.
MANUFACTURERS VENDOR CODE AND REVISION IDENTIFICATION
The Manufacturers Vendor Code, V, is selected by issuing a EXTENDED MODE REGISTER SET command with bits A10 set to one, and bits A0-A9 and
A11 set to the desired values. When the V function is enabled the GDDR3 SGRAM will provide its manufacturers vendor code on DQ[3:0] and revision
identification on DQ[7:4]
Manufacturer
DQ[7:4]
DQ[3:0]
Samsung
2[0010]
1[0001]
DQs
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
Vendor ID
0
1
0
1
相關(guān)PDF資料
PDF描述
K4M64163PK-BE900 4M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
K507 2 ELEMENT, 2000 uH, GENERAL PURPOSE INDUCTOR
K001 2 ELEMENT, 2000 uH, GENERAL PURPOSE INDUCTOR
K004 2 ELEMENT, 500 uH, GENERAL PURPOSE INDUCTOR
K5A22NAU KEYPAD SWITCH, SPST, MOMENTARY, 0.1A, 50VDC, 2 N, SURFACE MOUNT-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4J52324QC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit GDDR3 SDRAM
K4J52324QC-AC20000 制造商:Samsung Semiconductor 功能描述:GDDR3 SDRAM X32 BOC - Trays
K4J52324QC-BC14 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit GDDR3 SDRAM
K4J52324QC-BC14000 制造商:Samsung Semiconductor 功能描述:GDDR3 SDRAM X32 BOC LEAD PART 10W - Trays
K4J52324QC-BC16 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit GDDR3 SDRAM