- 您現(xiàn)在的位置：買賣IC網 > PDF目錄360999 > ISP1561 (NXP Semiconductors N.V.) ISP1561BM PDF資料下載
參數(shù)資料
| 型號： | ISP1561 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | ISP1561BM |
| 中文描述： | ISP1561BM |
| 文件頁數(shù)： | 42/102頁 |
| 文件大小： | 2875K |
| 代理商： | ISP1561 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Philips Semiconductors
ISP1561
USB PCI host controller
Product data
Rev. 01 — 06 February 2003
42 of 102
9397 750 10015
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
11.1.4
HcInterruptStatus register (address: value read from func0 or func1 of address
10H
+
0CH)
This register is a four-byte register that provides the status of the events that cause
hardware interrupts. The bit allocation of the register is given in
Table 48
. When an
event occurs, the Host Controller sets the corresponding bit in this register. When a
bit becomes set, a hardware interrupt is generated if the interrupt is enabled in the
HcInterruptEnable register (see
Table 50
) and the MIE (MasterInterruptEnable) bit is
set. The HCD may clear specific bits in this register by writing logic 1 to the bit
positions to be cleared. The HCD may not set any of these bits. The Host Controller
does not clear the bit.
2
BLF
BulkListFilled
: This bit is used to indicate whether there are any
Transfer Descriptors (TDs) on the Bulk list. It is set by the HCD
whenever it adds a TD to an ED in the Bulk list. When the Host
Controller begins to process the head of the Bulk list, it checks
bulk-filled (BF). If BLF (BulkListFilled) is logic 0, the Host Controller
does not need to process the Bulk list. If BLF is logic 1, the Host
Controller needs to start processing the Bulk list and set BF to
logic 0. If the Host Controller finds a TD on the list, then the Host
Controller needs to set BLF to logic 1 causing the Bulk list
processing to continue. If no TD is found on the Bulk list, and if the
HCD does not set BLF, then BLF is still logic 0 when the Host
Controller completes processing the Bulk list and the Bulk list
processing stops.
ControlListFilled
: This bit is used to indicate whether there are
any TDs on the Control list. It is set by the HCD whenever it adds a
TD to an ED in the Control list.
When the Host Controller begins to process the head of the
Control list, it checks ControlListFilled (CLF). If CLF is logic 0, the
Host Controller does not need to process the Control list. If
control-filled (CF) is logic 1, the Host Controller needs to start
processing the Control list and set CLF to logic 0. If the Host
Controller finds a TD on the list, then the Host Controller needs to
set CLF to logic 1 causing the Control list processing to continue. If
no TD is found on the Control list, and if the HCD does not set CLF,
then CLF is still logic 0 when the Host Controller completes
processing the Control list and the Control list processing stops.
HostControllerReset:
This bit is set by the HCD to initiate a
software reset of the Host Controller. Regardless of the functional
state of the Host Controller, it moves to the USBSUSPEND state in
which most of the operational registers are reset except those
stated otherwise; for example, the IR (InterruptRouting) field of
HcControl, and no Host bus accesses are allowed. This bit is
cleared by the Host Controller upon the completion of the reset
operation. The reset operation must be completed within 10
μ
s.
This bit, when set, should not cause a reset to the Root Hub and
no subsequent reset signaling should be asserted to its
downstream ports.
1
CLF
0
HCR
Table 47:
Bit
HcCommandStatus register: bit description
…continued
Symbol
Description
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1561BM | ISP1561BM |
| ISP1562 | Hi-Speed Universal Serial Bus PCI Host Controller |
| ISP1562BE | Hi-Speed Universal Serial Bus PCI Host Controller |
| ISP1581 | Universal Serial Bus 2.0 high-speed interface device |
| ISP1581BD | Universal Serial Bus 2.0 high-speed interface device |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1561 HI-SPEED USB H | 制造商:NXP Semiconductors 功能描述: |
| ISP1561BM | 制造商:NXP Semiconductors 功能描述: |
| ISP1561BM,518 | 功能描述:USB 接口集成電路 USB 2.0 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1561BM,551 | 功能描述:USB 接口集成電路 USB 2.0 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1561BM,557 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。