參數(shù)資料
型號： ISP1561
廠商： NXP Semiconductors N.V.
英文描述： ISP1561BM
中文描述： ISP1561BM
文件頁數(shù)： 17/102頁
文件大?。?/td> 2875K
代理商： ISP1561
Philips Semiconductors
ISP1561
USB PCI host controller
Product data
Rev. 01 — 06 February 2003
17 of 102
9397 750 10015
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Command register (address: 04H):
This is a two-byte register that provides coarse
control over the ability of a device to generate and respond to PCI cycles. The bit
allocation of the Command register is given in
Table 6
. When logic 0 is written to this
register, the device is logically disconnected from the PCI bus for all accesses except
configuration accesses. All devices are required to support this base level of
functionality. Individual bits in the Command register may or may not support this
base level of functionality.
Table 6:
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Command register: bit allocation
15
14
13
12
11
10
9
8
reserved
FBBE
0
R/W
1
MS
0
R/W
SERRE
0
R/W
0
IOS
0
R/W
0
-
7
0
-
6
0
-
5
0
-
4
0
-
3
0
-
2
SCTRL
0
R
PER
0
R/W
VGAPS
0
R
MWIE
0
R/W
SC
0
R
BM
0
R/W
Table 7:
Bit
15 to 10
9
Command register: bit description
Symbol
Description
-
reserved
FBBE
Fast Back-to-Back Enable:
This bit controls whether or not a
master can do fast back-to-back transactions to different devices.
The initialization software needs to set this bit if all targets are fast
back-to-back capable.
0 —
fast back-to-back transactions are only allowed to the same
agent (value after RST#)
1 —
the master is allowed to generate fast back-to-back
transactions to different agents
SERR# Enable
: This bit is an enable bit for the SERR# driver. All
devices that have an SERR# pin must implement this bit. Address
parity errors are reported only if this bit and the PER bit are logic 1.
8
SERRE
0 —
disable the SERR# driver
1 —
enable the SERR# driver
Stepping Control
: This bit is used to control whether or not a
device does address and data stepping. Devices that never do
stepping must clear this bit. Devices that always do stepping must
set this bit. Devices that can do either, must make this bit
read/write and have it initialize to logic 1 after RST#.
Parity Error Response
: This bit controls the response of a device
to parity errors. When the bit is set, the device must take its normal
action when a parity error is detected. When the bit is logic 0, the
device sets its Detected Parity Error status bit (bit 15 in the Status
register) when an error is detected, but does not assert PERR#
and continues normal operation. The state of this bit after RST# is
logic 0. Devices that check parity must implement this bit. Devices
are required to generate parity even if parity checking is disabled.
7
SCTRL
6
PER
相關(guān)PDF資料
PDF描述
ISP1561BM ISP1561BM
ISP1562 Hi-Speed Universal Serial Bus PCI Host Controller
ISP1562BE Hi-Speed Universal Serial Bus PCI Host Controller
ISP1581 Universal Serial Bus 2.0 high-speed interface device
ISP1581BD Universal Serial Bus 2.0 high-speed interface device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1561 HI-SPEED USB H 制造商:NXP Semiconductors 功能描述:
ISP1561BM 制造商:NXP Semiconductors 功能描述:
ISP1561BM,518 功能描述:USB 接口集成電路 USB 2.0 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1561BM,551 功能描述:USB 接口集成電路 USB 2.0 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1561BM,557 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*