參數(shù)資料
型號(hào)： IS42S16100
廠(chǎng)商： Integrated Silicon Solution, Inc.
英文描述： 512K Words x 16 Bits x 2 Banks (16-MBIT)Synchronous DRAM(512K x 16 x 2組同步動(dòng)態(tài)RAM)
中文描述： 為512k字× 16位× 2銀行（16兆），同步DRAM（為512k × 16 × 2組同步動(dòng)態(tài)RAM）的
文件頁(yè)數(shù)： 21/79頁(yè)
文件大?。?/td> 656K
代理商： IS42S16100
IS42S16100
ISSI
Integrated Silicon Solution, Inc.
—
1-800-379-4774
Rev. A
09/29/00
21
Input Pin
Field
A11, A10, A9, A8
A6, A5, A4
A3
A2, A1, A0
Mode Options
CAS
Latency
Burst Type
Burst Length
Device Initialization At Power-On
(Power-On Sequence)
As is the case with conventional DRAMs, the IS42S16100
product must be initialized by executing a stipulated
power-on sequence after power is applied.
After power is applied and V
CC
and V
CC
Q reach their
stipulated voltages, set and hold the CKE and DQM pins
HIGH for 100 μs. Then, execute the precharge command
to precharge both bank. Next, execute the auto-refresh
command twice or more and define the device operation
mode by executing a mode register set command.
The mode register set command can be also set before
auto-refresh command.
Mode Register Settings
The mode register set command sets the mode register.
When this command is executed, pins A0 to A9, A10, and
A11 function as data input pins for setting the register, and
this data becomes the device internal OP code. This OP
code has four fields as listed in the table below.
Note that the mode register set command can be executed
only when both banks are in the idle (inactive) state. Wait
at least two cycles after executing a mode register set
command before executing the next command.
CAS
Latency
During a read operation, the between the execution of the
read command and data output is stipulated as the
CAS
latency. This period can be set using the mode register set
command. The optimal
CAS
latency is determined by the
clock frequency and device speed grade (-10/12). See the
"Operating Frequency / Latency Relationships" item for
details on the relationship between the clock frequency
and the
CAS
latency. See the table on the next page for
details on setting the mode register.
Burst Length
When writing or reading, data can be input or output data
continuously. In these operations, an address is input only
once and that address is taken as the starting address
internally by the device. The device then automatically
generates the following address. The burst length field in
the mode register stipulates the number of data items
input or output in sequence. In the IS42S16100 product,
a burst length of 1, 2, 4, 8, or full page can be specified. See
the table on the next page for details on setting the mode
register.
Burst Type
The burst data order during a read or write operation is
stipulated by the burst type, which can be set by the mode
register set command. The IS42S16100 product supports
sequential mode and interleaved mode burst type settings.
See the table on the next page for details on setting the
mode register. See the "Burst Length and Column Address
Sequence" item for details on I/O data orders in these
modes.
Write Mode
Burst write or single write mode is selected by the OP code
(A11, A10, A9) of the mode register.
A burst write operation is enabled by setting the OP code
(A11, A10, A9) to (0,0,0). A burst write starts on the same
cycle as a write command set. The write start address is
specified by the column address and bank select address
at the write command set cycle.
A single write operation is enabled by setting OP code
(A11, A10, A9) to (1,0,0). In a single write operation, data
is only written to the column address and bank select
address specified by the write command set cycle without
regard to the bust length setting.
相關(guān)PDF資料
PDF描述
IS42S16128 128K Words x 16 Bits x 2 Banks (4-Mbit)Synchronous DRAM(128K x 16 x 2組同步動(dòng)態(tài)RAM)
IS42S16128-10T 128K Words x 16 Bits x 2 Banks (4-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16128-12T 128K Words x 16 Bits x 2 Banks (4-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16128-8T Chassis Mount and Din Rail Filters RoHS Compliant: Yes
IS42S16160B-7TL 32Meg x 8, 16Meg x16 256-MBIT SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS42S16100_08 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100-10T 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:x16 SDRAM
IS42S16100-10TI 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100-5BL 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100-5TL 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*