參數(shù)資料
型號(hào)： IDT72281L
廠商： Integrated Device Technology, Inc.
英文描述： CMOS SuperSync FIFO
中文描述： 先進(jìn)先出的CMOS SuperSync
文件頁(yè)數(shù)： 7/26頁(yè)
文件大小： 277K
代理商： IDT72281L
7
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72281/72291
CMOS SuperSync FIFO 65,536 x 9 and 131,072 x 9
When configured in IDT Standard mode, the
EF
and
FF
outputs are
double register-buffered outputs.
Relevant timng diagrams for IDT Standard mode can be found in Figure
7, 8 and 11.
FIRST WORD FALL THROUGH MODE (FWFT)
In this mode, the status flags,
IR
,
PAF
,
HF
,
PAE
, and
OR
operate in the
manner outlined in Table 2. To write data into to the FIFO,
WEN
must be
LOW. Data presented to the DATA IN lines will be clocked into the FIFO on
subsequent transitions of WCLK. After the first write is performed, the Output
Ready (
OR
) flag will go LOW. Subsequent writes will continue to fill up the
FIFO.
PAE
will go HIGH after n + 2 words have been loaded into the FIFO,
where n is the empty offset value. The default setting for this value is stated
in the footnote of Table 2. This parameter is also user programmable. See
section on Programmable Flag Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the
HF
would toggle to LOW once the 32,770th
word for the IDT72281 and 65,538th word for the IDT72291, respectively
was written into the FIFO. Continuing to write data into the FIFO will cause
the
PAF
to go LOW. Again, if no reads are performed, the
PAF
will go LOW
after (65,537-m writes for the IDT72281 and (131,073-m writes for the
IDT72291, where mis the full offset value. The default setting for this value
is stated in the footnote of Table 2.
When the FIFO is full, the Input Ready (
IR
) flag will go HIGH, inhibiting
further write operations. If no reads are performed after a reset,
IR
will go
HIGH after D writes to the FIFO. D = 65,537 writes for the IDT72281 and
131,073 writes for the IDT72291, respectively. Note that the additional word
in FWFT mode is due to the capacity of the memory plus output register.
If the FIFO is full, the first read operation will cause the
IR
flag to go LOW.
Subsequent read operations will cause the
PAF
and
HF
to go HIGH at the
conditions described in Table 2. If further read operations occur, without
write operations, the
PAE
will go LOW when there are n + 1 words in the
FIFO, where n is the empty offset value. Continuing read operations will
cause the FIFO to become empty. When the last word has been read from
the FIFO,
OR
will go HIGH inhibiting further read operations.
REN
is ig-
nored when the FIFO is empty.
When configured in FWFT mode, the
OR
flag output is triple register-
buffered, and the
IR
flag output is double register-buffered.
Relevant timng diagrams for FWFT mode can be found in Figure 9, 10
and 12.
PROGRAMMING FLAG OFFSETS
Full and Empty Flag offset values are user programmable. The IDT72281/
72291 has internal registers for these offsets. Default settings are stated in
the footnotes of Table 1 and Table 2. Offset values can be programmed into
the FIFO in one of two ways; serial or parallel loading method. The selec-
tion of the loading method is done using the
LD
(Load) pin. During Master
Reset, the state of the
LD
input determnes whether serial or parallel flag
offset programmng is enabled. A HIGH on
LD
during Master Reset selects
serial loading of offset values and in addition, sets a default
PAE
offset value
of 3FFH (a threshold 1,023 words fromthe empty boundary), and a default
PAF
offset value of 3FFH (a threshold 1,023 words fromthe full boundary).
A LOW on
LD
during Master Reset selects parallel loading of offset values,
and in addition, sets a default
PAE
offset value of 07FH (a threshold 127
words fromthe empty boundary), and a default
PAF
offset value of 07FH (a
threshold 127 words fromthe full boundary). See Figure 3,
Offset Register
Location and Default Values
.
FUNCTIONAL DESCRIPTION
TIMING MODES: IDT STANDARD VS FIRST WORD FALL THROUGH
(FWFT) MODE
The IDT72281/72291 support two different timng modes of operation:
IDT Standard mode or First Word Fall Through (FWFT) mode. The selec-
tion of which mode will operate is determned during Master Reset, by the
state of the FWFT/SI input.
If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode
will be selected. This mode uses the Empty Flag
(
EF
) to indicate whether or
not there are any words present in the FIFO. It also uses the Full Flag
function (
FF
) to indicate whether or not the FIFO has any free space for
writing. In IDT Standard mode, every word read fromthe FIFO, including
the first, must be requested using the Read Enable (
REN
) and RCLK.
If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will
be selected. This mode uses Output Ready (
OR
) to indicate whether or not
there is valid data at the data outputs (Q
n
). It also uses Input Ready (
IR
) to
indicate whether or not the FIFO has any free space for writing. In the
FWFT mode, the first word written to an empty FIFO goes directly to Qn
after three RCLK rising edges,
REN
= LOW is not necessary. Subsequent
words must be accessed using the Read Enable (
REN
) and RCLK.
Various signals, both input and output signals operate differently depend-
ing on which timng mode is in effect.
IDT STANDARD MODE
In this mode, the status flags,
FF
,
PAF
,
HF
,
PAE
, and
EF
operate in the
manner outlined in Table 1. To write data into to the FIFO, Write Enable
(
WEN
) must be LOW. Data presented to the DATA IN lines will be clocked
into the FIFO on subsequent transitions of the Write Clock (WCLK). After the
first write is performed, the Empty Flag (
EF
) will go HIGH. Subsequent
writes will continue to fill up the FIFO. The Programmable Almost-Empty flag
(
PAE
) will go HIGH after n + 1 words have been loaded into the FIFO,
where n is the empty offset value. The default setting for this value is stated
in the footnote of Table 1. This parameter is also user programmable. See
section on Programmable Flag Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the Half-Full flag (
HF
) would toggle to LOW
once the 32,769th word for IDT72281 and 65,537th word for IDT72291
respectively was written into the FIFO. Continuing to write data into the
FIFO will cause the Programmable Almost-Full flag (
PAF
) to go LOW.
Again, if no reads are performed, the
PAF
will go LOW after (65,536-m
writes for the IDT72281 and (131,072-m writes for the IDT72291. The
offset “m” is the full offset value. The default setting for this value is stated in
the footnote of Table 1. This parameter is also user programmable. See
section on Programmable Flag Offset Loading.
When the FIFO is full, the Full Flag (
FF
) will go LOW, inhibiting further write
operations. If no reads are performed after a reset,
FF
will go LOW after D
writes to the FIFO. D = 65,536 writes for the IDT72281 and 131,072 for the
IDT72291, respectively.
If the FIFO is full, the first read operation will cause
FF
to go HIGH.
Subsequent read operations will cause
PAF
and
HF
to go HIGH at the
conditions described in Table 1. If further read operations occur, without
write operations,
PAE
will go LOW when there are n words in the FIFO,
where n is the empty offset value. Continuing read operations will cause the
FIFO to become empty. When the last word has been read fromthe FIFO,
the
EF
will go LOW inhibiting further read operations.
REN
is ignored when
the FIFO is empty.
相關(guān)PDF資料
PDF描述
IDT72281L10PF CMOS SuperSync FIFO
IDT72281L10PFI CMOS SuperSync FIFO
IDT72281L10TF CMOS SuperSync FIFO
IDT723612L15PF BiCMOS SyncBiFIFOO 64 x 36 x 2
IDT723612L15PQF BiCMOS SyncBiFIFOO 64 x 36 x 2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72281L10PF 功能描述:IC FIFO 32768X18 LP 10NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪(fǎng)問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72281L10PF8 功能描述:IC FIFO 32768X18 LP 10NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪(fǎng)問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72281L10PFG 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 32768X18 LP 10NS 64QFP
IDT72281L10PFG8 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 32768X18 LP 10NS 64QFP
IDT72281L10TF 功能描述:IC FIFO 32768X18 LP 10NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪(fǎng)問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*