參數(shù)資料
型號(hào)： HC05JJ6GRS
英文描述： 68HC05JJ6 and 68HC05JP6 General Release Specification
中文描述： 68HC05JJ6和68HC05JP6總發(fā)行規(guī)格
文件頁(yè)數(shù)： 81/106頁(yè)
文件大?。?/td> 1366K
代理商： HC05JJ6GRS
July 16, 1999
GENERAL RELEASE SPECIFICATION
MC68HC05J5A
REV 2.1
INSTRUCTION SET
MOTOROLA
10-13
SUB #opr
SUB opr
SUB opr
SUB oprX
SUB oprX
SUB ,X
Subtract Memory
Byte from
Accumulator
A
←
(A) – (M)
— —
¤
¤
¤
IMM
DIR
EXT
IX2
IX1
IX
A0
B0
C0
D0
E0
F0
ii
dd
hh ll
ee ff
ff
2
3
4
5
4
3
SWI
Software Interrupt
PC
←
(PC) + 1; Push (PCL)
SP
←
(SP) – 1; Push (PCH)
SP
←
(SP) – 1; Push (X)
SP
←
(SP) – 1; Push (A)
SP
←
(SP) – 1; Push (CCR)
SP
←
(SP) – 1; I
←
1
PCH
←
Interrupt Vector High Byte
PCL
←
Interrupt Vector Low Byte
— 1 — — —
INH
83
10
TAX
Transfer
Accumulator to
Index Register
X
←
(A)
— — — — —
INH
97
2
TST opr
TSTA
TSTX
TST oprX
TST ,X
Test Memory Byte
for Negative or Zero
(M) – $00
— —
¤
¤
—
DIR
INH
INH
IX1
IX
3D
4D
5D
6D
7D
dd
ff
4
3
3
5
4
TXA
Transfer Index
Register to
Accumulator
Stop CPU Clock and
Enable
Interrupts
A
←
(X)
— — — — —
INH
9F
2
WAIT
— 0 — — —
INH
8F
2
A
C
CCR
dd
dd rr
DIR
ee ff
EXT
ff
H
hh ll
I
ii
IMM
INH
IX
IX1
IX2
M
N
n
Accumulator
Carry/borrow flag
Condition code register
Direct address of operand
Direct address of operand and relative offset of branch instruction
Direct addressing mode
High and low bytes of offset in indexed, 16-bit offset addressing
Extended addressing mode
Offset byte in indexed, 8-bit offset addressing
Half-carry flag
High and low bytes of operand address in extended addressing
Interrupt mask
Immediate operand byte
Immediate addressing mode
Inherent addressing mode
Indexed, no offset addressing mode
Indexed, 8-bit offset addressing mode
Indexed, 16-bit offset addressing mode
Memory location
Negative flag
Any bit
opr
PC
PCH
PCL
REL
rel
rr
SP
X
Z
#
∧
∨
⊕
( )
–( )
←
:
¤
—
Operand (one or two bytes)
Program counter
Program counter high byte
Program counter low byte
Relative addressing mode
Relative program counter offset byte
Relative program counter offset byte
Stack pointer
Index register
Zero flag
Immediate value
Logical AND
Logical OR
Logical EXCLUSIVE OR
Contents of
Negation (two’s complement)
Loaded with
If
Concatenated with
Set or cleared
Not affected
Table 10-6. Instruction Set Summary (Continued)
Source
Form
Operation
Description
Effect on
CCR
A
M
O
O
C
H I N Z C
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
HC05K3GRS 68HC05K3 General Release Specification
HC05PL4GRS 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 68HC05V7 General Release Specification
HC05 Bipolar Transistor; Transistor Polarity:Dual P Channel; Power Dissipation:20W; DC Current Gain Min (hfe):25; Collector Current:1A; DC Current Gain Max (hfe):200; Power (Ptot):20W
HC1-5502A-7 Subscriber Line Interface Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC05K3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification
HC05PL4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05V7 General Release Specification
HC060WE1DS038B 制造商:TE Connectivity 功能描述:EC7174-000
HC060YW1DS038B 制造商:TE Connectivity 功能描述:EC7207-000
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*