- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371773 > HC05JJ6GRS 68HC05JJ6 and 68HC05JP6 General Release Specification PDF資料下載
參數(shù)資料
| 型號： | HC05JJ6GRS |
| 英文描述： | 68HC05JJ6 and 68HC05JP6 General Release Specification |
| 中文描述： | 68HC05JJ6和68HC05JP6總發(fā)行規(guī)格 |
| 文件頁數(shù)： | 20/106頁 |
| 文件大?。?/td> | 1366K |
| 代理商： | HC05JJ6GRS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
GENERAL RELEASE SPECIFICATION
July 16, 1999
MOTOROLA
2-2
MEMORY
MC68HC05J5A
REV 2.1
2.1
I/O AND CONTROL REGISTERS
The I/O and Control Registers reside in locations $0000-$001F. The overall orga-
nization of these registers is shown in
Figure 2-2
. The bit assignments for each
register are shown in
Figure 2-3
and
Figure 2-4
. Reading from unimplemented
bits will return unknown states, and writing to unimplemented bits will be ignored.
Figure 2-2. I/O Registers Memory Map
2.2
RAM
The total RAM consists of 128 bytes (including the stack) at locations $0080
through $00FF. The stack begins at address $00FF and proceeds down to $00C0.
Using the stack area for data storage or temporary work locations requires care to
prevent it from being overwritten due to stacking from an interrupt or subroutine
call.
2.3
ROM
There are a total of 2570 bytes of user ROM on-chip. This includes 2560 bytes of
user ROM from locations $0300 to $0CFF for user program storage and 10 bytes
for user vectors from locations $0FF6 to $0FFF.
Port A Data Register
$0000
Port B Data Register
$0001
Port A Data Direction Register
$0004
Port B Data Direction Register
unimplemented (2)
$0005
MFT Control & Status Register
$0008
MFT Counter Register
$0009
Reserved for Test
$001F
unimplemented (5)
IRQ Control & Status Register
$000A
Port A Pulldown/up Register
$0010
Port B Pulldown/up Register
$0011
unimplemented (1)
$0002
$0003
unimplemented (2)
Timer1 Registers (4)
$0012
$0015
unimplemented (3)
Timer1 Registers (4)
$0018
$001B
$001E
Reserved
Timer1 Capture Control Register
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| HC05K3GRS | 68HC05K3 General Release Specification |
| HC05PL4GRS | 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification |
| HC05V7GRS | 68HC05V7 General Release Specification |
| HC05 | Bipolar Transistor; Transistor Polarity:Dual P Channel; Power Dissipation:20W; DC Current Gain Min (hfe):25; Collector Current:1A; DC Current Gain Max (hfe):200; Power (Ptot):20W |
| HC1-5502A-7 | Subscriber Line Interface Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HC05K3GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification |
| HC05PL4GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification |
| HC05V7GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05V7 General Release Specification |
| HC060WE1DS038B | 制造商:TE Connectivity 功能描述:EC7174-000 |
| HC060YW1DS038B | 制造商:TE Connectivity 功能描述:EC7207-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復。