- 您現在的位置：買賣IC網 > PDF目錄371773 > HC05JJ6GRS 68HC05JJ6 and 68HC05JP6 General Release Specification PDF資料下載
參數資料
| 型號： | HC05JJ6GRS |
| 英文描述： | 68HC05JJ6 and 68HC05JP6 General Release Specification |
| 中文描述： | 68HC05JJ6和68HC05JP6總發(fā)行規(guī)格 |
| 文件頁數： | 62/106頁 |
| 文件大?。?/td> | 1366K |
| 代理商： | HC05JJ6GRS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
GENERAL RELEASE SPECIFICATION
July 16, 1999
MOTOROLA
9-4
16-BIT TIMER
MC68HC05J5A
REV 2.1
counter will not have any effect on the T1OF flag bit and Timer interrupts. The
alternate counter registers include a transparent buffer latch on the LSB of the 16-
bit timer counter.
Figure 9-4. Alternate Counter Block Diagram
The alternate counter registers (ACNTH, ACNTL) shown in
Figure 9-5
are read-
only locations which contain the current high and low bytes of the 16-bit free-run-
ning counter. Writing to the alternate counter registers has no effect. Reset of the
device presets the timer counter to $FFFC.
The ACNTL latch is a transparent read of the LSB until the a read of the ACNTH
takes place. A read of the ACNTH latches the LSB into the ACNTL location until
the ACNTL is again read. The latched value remains fixed even if multiple reads of
the ACNTH take place before the next read of the ACNTL. Therefore, when read-
ing the MSB of the timer at ACNTH the LSB of the timer at ACNTL must also be
read to complete the read sequence.
During power-on-reset (POR), the counter is initialized to $FFFC and begins
counting after the oscillator start-up delay. Because the counter is 16 bits and pre-
ceded by a fixed divide-by-four prescaler, the value in the counter repeats every
262,144 internal bus clock cycles (524,288 oscillator cycles).
Reading the ACNTH and ACNTL in any order or any number of times does not
have any effect on the 16-bit free-running counter or the T1OF flag bit.
BIT 7
Bit15
BIT 6
Bit14
BIT 5
Bit13
BIT 4
Bit12
BIT 3
Bit11
BIT 2
Bit10
BIT 1
Bit9
BIT 0
Bit8
ACNTH
$001A
R
W
reset:
1
1
1
1
1
1
1
1
ACNTL
$001B
R
W
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
reset:
1
1
1
1
1
1
0
0
Figure 9-5. Alternate Counter Registers (ACNTH, ACNTL)
ACNTH ($1A)
TMR LSB
16-BIT COUNTER
÷
4
INTERNAL
CLOCK
(f
OSC
÷
2)
RESET
ACNTL ($1B)
INTERNAL
DATA
BUS
($FFFC)
READ
ACNTH
READ
ACNTL
READ
LATCH
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| HC05K3GRS | 68HC05K3 General Release Specification |
| HC05PL4GRS | 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification |
| HC05V7GRS | 68HC05V7 General Release Specification |
| HC05 | Bipolar Transistor; Transistor Polarity:Dual P Channel; Power Dissipation:20W; DC Current Gain Min (hfe):25; Collector Current:1A; DC Current Gain Max (hfe):200; Power (Ptot):20W |
| HC1-5502A-7 | Subscriber Line Interface Circuit |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HC05K3GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification |
| HC05PL4GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification |
| HC05V7GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05V7 General Release Specification |
| HC060WE1DS038B | 制造商:TE Connectivity 功能描述:EC7174-000 |
| HC060YW1DS038B | 制造商:TE Connectivity 功能描述:EC7207-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復。