- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17109 > EVAL-ADUC7121QSPZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC7121 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC7121QSPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/96頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADUC7121 |
| 設(shè)計資源： | ADUC7121 Gerber Files ADUC7121 Schematic |
| 標準包裝： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADUC7121 |
| 所含物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
Data Sheet
ADuC7121
Rev. B | Page 29 of 96
amplifiers are not saturated. The input buffer is a rail-to-rail
buffer. It can accept signals from 0.15 to AVDD 0.15 V. Both
the positive and negative input buffers can be bypassed indepen-
dently by setting ADCCON Bits[15:14].
Typical Operation
Once configured via the ADC control and channel selection
12-bit result in the ADC data register.
The top four bits are the sign bits, and the 12-bit result is placed
from Bit 27 to Bit 16, as shown in Figure 16. Again, note that, in
fully differential mode, the result is represented in twos comple-
ment format, and when in pseudo differential and single-ended
modes, the result is represented in straight binary format.
Figure 16. ADC Result Format
Timing
Figure 17 provides details of the ADC timing. Users control the
ADC clock speed and the number of acquisition clocks in the
ADCCON MMR. By default, the acquisition time is eight clocks
and the clock divider is two. The number of additional clocks
(such as bit trial or write) is set to 19, giving a sampling rate of
774 kSPS. For conversion on the temperature sensor, the ADC
acquisition time is automatically set to 16 clocks and the ADC
clock divider is set to 32. When using multiple channels, including
the temperature sensor, the timing settings revert back to the
user-defined settings after reading the temperature sensor channel.
Figure 17. ADC Timing
TEMPERATURE SENSOR
The ADuC7121 provides a voltage output from an on-chip
band gap reference proportional to absolute temperature. This
voltage output can also be routed through the front-end ADC
multiplexer (effectively, an additional ADC channel input),
facilitating an internal temperature sensor channel that
measures die temperature.
The internal temperature sensor is not designed for use as an
absolute ambient temperature calculator. It is intended for use as an
approximate indicator of the temperature of the ADuC7121 die.
The typical temperature coefficient is 1.25 mV/°C.
Figure 18. ADC Output vs. Temperature
ADC MMR Interface
The ADC is controlled and configured via a number of MMRs
(see Table 28) that are described in detail in this section.
Table 28. ADC MMRs
Name
Description
ADCCON
ADC control register. ADCCON allows the programmer
to enable the ADC peripheral, to select the mode of
operation of the ADC (either single-ended, pseudo
differential, or fully differential mode), and to select
the conversion type (see Table 29).
ADCCP
ADC positive channel selection register.
ADCCN
ADC negative channel selection register.
ADCSTA
ADC status register. ADCSTA indicates when an ADC
conversion result is ready. The ADCSTA register contains
only one bit, ADCREADY (Bit 0), representing the
status of the ADC. This bit is set at the end of an ADC
conversion generating an ADC interrupt. It is cleared
automatically by reading the ADCDAT MMR. When
the ADC is performing a conversion, the status of the
ADC can be read externally via the ADCBusy function
of Pin C3. This pin is high during a conversion. When
the conversion is finished, ADCBusy returns to low. This
information can be available on P0.2 (see the
General-Purpose Input/Output section) if enabled in
the GP0CON register.
ADCDAT
ADC data result register. ADCDAT holds the 12-bit
ADC result, as shown in Figure 16.
ADCRST
ADC reset register. ADCRST resets all of the ADC
registers to their default values.
ADCGN
ADC gain calibration register for non-PGA channels.
ADCOF
ADC offset calibration register for all ADC channels.
PGA_GN
Gain of PGA_PADC0 and PGA_PADC1.
SIGN BITS
12-BIT ADC RESULT
31
27
16 15
0
0
949
2-
0
15
ADC CLOCK
ACQ
BIT TRIAL
DATA
ADCSTA = 0
ADCSTA = 1
ADC INTERRUPT
WRITE
CONVSTART
ADCBUSY
ADCDAT
09
492-
016
0
949
2-
0
17
1250
1000
1050
1100
1150
1200
–20
0
40
60
80
20
100
AD
CDAT
(
d
B)
TEMPERATURE (°C)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADUC7126QSPZ | BOARD EVALUATION FOR ADUC7126 |
| REC5-243.3SRWZ/H4/A | CONV DC/DC 5W 9-36VIN 3.3VOUT |
| EVAL-ADUC7023QSPZ | KIT DEV FOR ADUC7023 QUICK START |
| RPS-1K-6-250/2.0-9 | HEAT SHRINK SLEEVE |
| ECM30DCWH | CONN EDGECARD 60POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVALADUC7121QSPZU1 | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits) |
| EVAL-ADUC7122QSPZ | 功能描述:BOARD EVALUATION FOR ADUC7122 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7124QSPZ | 功能描述:BOARD EVALUATION FOR ADUC7124 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7126QSPZ | 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7128QSPZ | 功能描述:KIT DEV FOR ADUC7128 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。