- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377002 > DSPE56007FJ66 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | DSPE56007FJ66 |
| 英文描述： | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| 中文描述： | 數(shù)字信號處理器| 24位|的CMOS | QFP封裝| 80腳|塑料 |
| 文件頁數(shù)： | 49/83頁 |
| 文件大?。?/td> | 382K |
| 代理商： | DSPE56007FJ66 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
Specifications
Serial Host Interface (SHI) SPI Protocol Timing
MOTOROLA
DSP56007/D
2-25
153 SCK Edge to Data Out
Not Valid
(Data Out Hold Time)
master
slave
bypassed
narrow
wide
bypassed
narrow
wide
0
57
163
0
57
163
0
57
163
0
57
163
—
—
—
—
—
—
0
57
163
0
57
163
—
—
—
—
—
—
0
57
163
0
57
163
—
—
—
—
—
—
ns
ns
ns
ns
ns
ns
154 SS Assertion to Data Out
Valid CPHA = 0
slave
T
C
+ T
H
+ 35
—
65
—
58
—
52.0
ns
157 First SCK Sampling
Edge to HREQ Output
Deassertation
slave
bypassed
narrow
wide
3
×
T
C
+ T
H
+ 32
3
×
T
C
+ T
H
+ 209
3
×
T
C
+ T
H
+ 507
2
×
T
C
+ T
H
+ 6
2
×
T
C
+ T
H
+ 63
2
×
T
C
+ T
H
+ 169
—
—
—
102
279
577
—
—
—
85
262
560
—
—
—
71.8
248.8
546.8
ns
ns
ns
158 Last SCK Sampling Edge
to HREQ Output Not
Deasserted
CPHA = 1
slave
bypassed
narrow
wide
56
113
219
—
—
—
44
101
207
—
—
—
34.4
91.4
197.4
—
—
—
ns
ns
ns
159 SS Deassertation to
HREQ Output Not
Deasserted
CPHA = 0
slave
2
×
T
C
+ T
H
+ 7
57
45
35.4
ns
160 SS Deassertation Pulse
Width CPHA = 0
slave
T
C
+ 4
24
—
19
—
15.4
—
ns
161 HREQ In Assertion to
First SCK Edge
master
0.5
×
t
SPICC
+
2
×
T
C
+ 6
0
106
—
82
—
62.8
—
ns
162 HREQ In Deassertation
to Last SCK Sampling
Edge (HREQ In Set-up
Time) CPHA = 1
master
0
—
0
—
0
—
ns
163 First SCK Edge to HREQ
In Not Asserted
(HREQ In Hold Time)
master
0
0
—
0
—
0
—
ns
Note:
1.
For an Internal Clock frequency below 33 MHz, the minimum permissible Internal Clock to Serial Clock frequency
ratio is 4:1. For an Internal Clock frequency above 33 MHz, the minimum permissible Internal Clock to Serial
Clock frequency ratio is 6:1.
In CPHA = 1 mode, the SPI slave supports data transfers at t
SPICC
= 3
×
T
C
, if the user assures that the HTX is
written at least
T
C
ns before the first edge of SCK of each word.In CPHA = 1 mode, the SPI slave supports data
transfers at t
SPICC
= 3
×
T
C
, if the user assures that the HTX is written at least
T
C
ns before the first edge of
SCK of each word.
When CPHA = 1, the SS line may remain active low between successive transfers.
Periodically sampled, not 100% tested
Refer to the
DSP56007 User’s Manual
for a detailed description of how to use the different filtering
modes.
2.
3.
4.
5.
Table 2-12
Serial Host Interface (SHI) SPI Protocol Timing (Continued)
No.
Characteristics
Mode
Filter
Mode
Expression
50 MHz
66 MHz
88 MHz
Unit
Min Max Min Max
Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSPE56007FJ88 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPCOMMANDUM | Universal Command Converter for DSP User＇s Manual |
| DSPCOMMPARALLELUM | Parallel Port Command Converter for DSP User＇s Manual |
| DSPCOMMPCIUM | PCI Command Converter for DSP User＇s Manual |
| DSPG4001-71 | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPF3-S7-120V | 制造商:Black Box Corporation 功能描述:DIGITAL SIGNAGE POWER FILTER |
| DSPF3-S7-120V-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR DSPF3-S7-120V |
| DSPF3-S7-120V-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR DSPF3-S7-120V |
| DSPF56362PV100 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DSPFPK52 | 制造商:BARRY CONTROLS/VLIER 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。