
Application
:
Date
:
Programmer
:
Sheet
Appendix B - Programmer’s Sheets, Rev. 4
Freescale Semiconductor
Preliminary
B-70
ESSI Status Register (SSR)
Bits
15
Name
IF1
Description
Input Flag 1
This bit is enabled only when SC1 is configured as an input flag and Synchronous mode is
selected. If not enabled, the IF1 bit is cleared.
Input Flag 0
This bit is enabled only when SC0 is configured as an input flag and the Synchronous mode is
selected. If it is not enabled, the IF0 bit is cleared.
Transmit FIFO Full
This status bit allows monitoring when the TTF is full.
0
Transmit FIFO can accept more data
1
Transmit FIFO is full
Transmit Last Slot
This status bit indicates timing of the last transmit slot during the Network mode operation
0
Not currently transmitting the last time slot of the transmit frame
1
Last slot of the transmit frame is currently being transmitted
Receive Last Slot
This status bit indicates the timing of the last receive slot during the Network mode operation
0
Not currently receiving the last time slot of the receive frame
1
Last slot of the receive frame is currently being received
Transmit FIFO 1 Error
When the transmitter status control TXSF1 is set and the FIFOs are in use, this status bit will
indicate the state of FIFO1 is not the same as FIFO0.
0
State of TXFIFO0 and TXFIFO1 contains the same amount of data
1
State of TXFIFO is different than the state of the TXFIFO1
Transmit FIFO 2 Error
When the transmitter status control TXSF2 is set and FIFOs are in use, this status bit
indicates the state of FIFO2 is not the same as FIFO0.
0
Status of TXFIFO2 matches the other enabled TXFIFOs
1
Status (data content level) of TXFIFO2 is different than the other enabled TXFIFOs
14
IF0
12
TFF
11
TLS
10
RLS
9
TF1ERR
8
TF2ERR
ESSI Status
Register (SSR)
Base + $4
Bits
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
IF1
IF0
TFF
TLS
RLS TF1ERR TF2ERR RDR TDE ROE TUE
TFS
RFS
RFF
TFE
Write
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
ESSI
3 of 16
denotes Reserved Bits
See the following page for continuation of this register