參數資料
型號: DSP56367P
廠商: 飛思卡爾半導體(中國)有限公司
元件分類: 數字信號處理
英文描述: 24-Bit Audio Digital Signal Processor
中文描述: 24位音頻數字信號處理器
文件頁數: 11/100頁
文件大?。?/td> 1039K
代理商: DSP56367P
Interrupt and Mode Control
DSP56367 Technical Data, Rev. 2.1
Freescale Semiconductor
2-7
Table 2-8 Interrupt and Mode Control
Signal Name
Type
State During
Reset
Signal Description
MODA/IRQA
Input
Input
Mode Select A/External Interrupt Request A—
MODA/IRQA is an active-low
Schmitt-trigger input, internally synchronized to the DSP clock. MODA/IRQA selects
the initial chip operating mode during hardware reset and becomes a level-sensitive or
negative-edge-triggered, maskable interrupt request input during normal instruction
processing. MODA, MODB, MODC,
and MODD select one of 16 initial chip operating
modes, latched into the OMR when the RESET signal is deasserted. If the processor
is in the stop standby state and the MODA/IRQA pin is pulled to GND, the processor
will exit the stop state.
This input is 3.3V tolerant
.
MODB/IRQB
Input
Input
Mode Select B/External Interrupt Request B—
MODB/IRQB is an active-low
Schmitt-trigger input, internally synchronized to the DSP clock. MODB/IRQB selects
the initial chip operating mode during hardware reset and becomes a level-sensitive or
negative-edge-triggered, maskable interrupt request input during normal instruction
processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating
modes, latched into OMR when the RESET signal is deasserted.
This input is 3.3V tolerant.
MODC/IRQC
Input
Input
Mode Select C/External Interrupt Request C—
MODC/IRQC is an active-low
Schmitt-trigger input, internally synchronized to the DSP clock. MODC/IRQC selects
the initial chip operating mode during hardware reset and becomes a level-sensitive or
negative-edge-triggered, maskable interrupt request input during normal instruction
processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating
modes, latched into OMR when the RESET signal is deasserted.
This input is 3.3V tolerant.
MODD/IRQD
Input
Input
Mode Select D/External Interrupt Request D
—MODD/IRQD is an active-low
Schmitt-trigger input, internally synchronized to the DSP clock. MODD/IRQD selects
the initial chip operating mode during hardware reset and becomes a level-sensitive or
negative-edge-triggered, maskable interrupt request input during normal instruction
processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating
modes, latched into OMR when the RESET signal is deasserted.
This input is 3.3V tolerant.
RESET
Input
Input
Reset—
RESET is an active-low, Schmitt-trigger input. When asserted, the chip is
placed in the Reset state and the internal phase generator is reset. The Schmitt-trigger
input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably.
When the RESET signal is deasserted, the initial chip operating mode is latched from
the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted
during power up. A stable EXTAL signal must be supplied while RESET is being
asserted.
This input is 3.3V tolerant
.
相關PDF資料
PDF描述
DSP56367UM 24-Bit Audio Digital Signal Processor
DSP56600 Implementing Viterbi Decoders Using the VSL Instruction on DSP Families
DSP56852E 16-bit Digital Signal Controllers
DSP56852VFE 16-bit Digital Signal Controllers
DSP56853E 16-bit Digital Signal Controllers
相關代理商/技術參數
參數描述
DSP56367UM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56371 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:high density CMOS device
DSP56371AF180 制造商:Freescale Semiconductor 功能描述:
DSP56371D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:high density CMOS device
DSP56371UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DSP56371UM