參數資料
型號: DS2151Q
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 數字傳輸電路
英文描述: T1 Single-Chip Transceiver(T1單片收發(fā)器)
中文描述: DATACOM, FRAMER, PQCC44
封裝: 0.652 INCH, PLASTIC, LCC-44
文件頁數: 5/46頁
文件大小: 307K
代理商: DS2151Q
DS2151Q
022698 5/46
PIN
DESCRIPTION
TYPE
SYMBOL
20
BTS
I
Bus Type Select
. Strap high to select Motorola bus timing; strap low to
select Intel bus timing. This pin controls the function of the RD(DS),
ALE(AS), and WR(R/W) pins. If BTS=1, then these pins assume the function
listed in parenthesis ().
21
22
RTIP
RRING
Receive Tip and Ring
. Analog inputs for clock recovery circuitry; connects
to a 1:1 transformer (see Section 12 for details).
23
RVDD
Receive Analog Positive Supply
. 5.0 volts. Should be tied to DVDD and
TVDD pins.
24
RVSS
Receive Signal Ground
. 0.0 volts. Should be tied to local ground plane
25
26
XTAL1
XTAL2
Crystal Connections
. A pullable 6.176 MHz crystal must be applied to
these pins. See Section 12 for crystal specifications.
27
INT1
O
Receive Alarm Interrupt 1
. Flags host controller during alarm conditions
defined in Status Register 1. Active low, open drain output.
28
INT2
O
Receive Alarm Interrupt 2
. Flags host controller during conditions defined
in Status Register 2. Active low, open drain output.
29
TTIP
Transmit Tip
. Analog line driver output; connects to a step–up transformer
(see Section 12 for details).
30
TVSS
Transmit Signal Ground
. 0.0 volts. Should be tied to local ground plane.
31
TVDD
Transmit Analog Positive Supply
. 5.0 volts. Should be tied to DVDD and
RVDD pins.
32
TRING
Transmit Ring
. Analog line driver outputs; connects to a step–up trans-
former (see Section 12 for details).
33
TCHBLK
O
Transmit Channel Block
. A user programmable output that can be forced
high or low during any of the 24 T1 channels. Useful for blocking clocks to
a serial UART or LAPD controller in applications where not all T1 channels
are used such as Fractional T1, 384K bps service, 768K bps, or ISDN–PRI.
Also useful for locating individual channels in drop–and–insert applications.
See Section 13 for timing details.
34
TLCLK
O
Transmit Link Clock
. 4 KHz or 2 KHz (ZBTSI) demand clock for the TLINK
input. See Section 13 for timing details.
35
TLINK
I
Transmit Link Data
. If enabled via TCR1.2, this pin will be sampled during
the F–bit time on the falling edge of TCLK for data insertion into either the FDL
stream (ESF) or the Fs bit position (D4) or the Z–bit position (ZBTSI). See
Section 13 for timing details.
36
TSYNC
I/O
Transmit Sync
. A pulse at this pin will establish either frame or multiframe
boundaries for the DS2151Q. Via TCR2.2, the DS2151Q can be pro-
grammed to output either a frame or multiframe pulse at this pin. If this pin
is set to output pulses at frame boundaries, it can also be set via TCR2.4 to
output double–wide pulses at signaling frames. See Section 13 for timing
details.
37
DVDD
Digital Positive Supply
. 5.0 volts. Should be tied to RVDD and TVDD pins.
38
TCLK
I
Transmit Clock
. 1.544 MHz primary clock.
39
TSER
I
Transmit Serial Data
. Transmit NRZ serial data, sampled on the falling edge
of TCLK.
相關PDF資料
PDF描述
DS2154 Enhanced E1 Single Chip Transceiver(改進型E1單片收發(fā)器)
DS2164Q G.726 ADPCM Processor(G.726自適應音頻脈沖編碼處理器)
DS2175 T1/CEPT Elastic Store(T1/CEPT 彈性存儲器)
DS2180A T1 Transceiver(T1收發(fā)器)
DS2187 Receive Line Interface(接收線接口)
相關代理商/技術參數
參數描述
DS2151Q/T&R 制造商:Maxim Integrated Products 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC
DS2151Q/T&R 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS 產品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:*
DS2151QB 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2151QB/T&R 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B T&R - Tape and Reel
DS2151QB/T&R+ 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel