- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385273 > DS2151Q (MAXIM INTEGRATED PRODUCTS INC) T1 Single-Chip Transceiver(T1單片收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | DS2151Q |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | T1 Single-Chip Transceiver(T1單片收發(fā)器) |
| 中文描述： | DATACOM, FRAMER, PQCC44 |
| 封裝： | 0.652 INCH, PLASTIC, LCC-44 |
| 文件頁數(shù)： | 4/46頁 |
| 文件大?。?/td> | 307K |
| 代理商： | DS2151Q |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
DS2151Q
022698 4/46
PIN DESCRIPTION
Table 1–1
PIN
SYMBOL
TYPE
DESCRIPTION
1
2
3
4
AD4
AD5
AD6
AD7
I/O
Address/Data Bus
. An 8–bit multiplexed address/data bus.
5
RD(DS)
I
Read Input (Data Strobe)
.
6
CS
I
Chip Select
. Must be low to read or write the port.
7
ALE(AS)
I
Address Latch Enable (Address Strobe)
. A positive going edge serves to
demultiplex the bus.
8
WR(R/W)
I
Write Input (Read/Write)
.
9
RLINK
O
Receive Link Data
. Updated with either FDL data (ESF) or Fs bits (D4) or
Z bits (ZBTSI) one RCLK before the start of a frame. See Section 13 for tim-
ing details.
10
RLCLK
O
Receive Link Clock
. 4 KHz or 2 KHz (ZBTSI) demand clock for the RLINK
output. See Section 13 for timing details.
11
DVSS
–
Digital Signal Ground
. 0.0 volts. Should be tied to local ground plane.
12
RCLK
O
Receive Clock
. Recovered 1.544 MHz clock.
13
RCHCLK
O
Receive Channel Clock
. 192 KHz clock which pulses high during the LSB
of each channel. Useful for parallel to serial conversion of channel data,
locating Robbed–Bit signaling bits, and for blocking clocks in DDS applica-
tions. See Section 13 for timing details.
14
RSER
O
Receive Serial Data
. Received NRZ serial data, updated on rising edges
of RCLK or SYSCLK.
15
RSYNC
I/O
Receive Sync
. An extracted pulse, one RCLK wide, is output at this pin which
identifies either frame (RCR2.4=0) or multiframe boundaries (RCR2.4=1). If
set to output frame boundaries, then via RCR2.5, RSYNC can also be set to
output double–wide pulses on signaling frames. If the elastic store is enabled
via the CCR1.2, then this pin can be enabled to be an input via RCR2.3 at
which a frame boundary pulse is applied. See Section 13 for timing details.
16
RLOS/LOTC
O
Receive Loss of Sync/Loss of Transmit Clock
. A dual function output.
If CCR3.5=0, will toggle high when the synchronizer is searching for the T1
frame and multiframe; if CCR3.5=1, will toggle high if the TCLK pin has not
toggled for 5 us.
17
SYSCLK
I
System Clock
. 1.544 MHz or 2.048 MHz clock. Only used when the elastic
store functions are enabled via either CCR1.7 or CCR1.2. Should be tied low
in applications that do not use the elastic store. If tied high for more than
100 us, will force all output pins (including the parallel port) to 3–state.
18
RCHBLK
O
Receive Channel Block
. A user programmable output that can be forced
high or low during any of the 24 T1 channels. Useful for blocking clocks to
a serial UART or LAPD controller in applications where not all T1 channels
are used such as Fractional T1, 384K bps service, 768K bps, or ISDN–PRI.
Also useful for locating individual channels in drop–and–insert applications.
See Section 13 for timing details.
19
ACLKI
I
Alternate Clock Input
. Upon a receive carrier loss, the clock applied at this
pin (normally 1.544 MHz) will be routed to the RCLK pin. If no clock is routed
to this pin, then it should be tied to DVSS VIA A1K Ohm RESISTOR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2154 | Enhanced E1 Single Chip Transceiver(改進(jìn)型E1單片收發(fā)器) |
| DS2164Q | G.726 ADPCM Processor(G.726自適應(yīng)音頻脈沖編碼處理器) |
| DS2175 | T1/CEPT Elastic Store(T1/CEPT 彈性存儲(chǔ)器) |
| DS2180A | T1 Transceiver(T1收發(fā)器) |
| DS2187 | Receive Line Interface(接收線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2151Q/T&R | 制造商:Maxim Integrated Products 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC |
| DS2151Q/T&R | 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| DS2151QB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2151QB/T&R | 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B T&R - Tape and Reel |
| DS2151QB/T&R+ | 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。